summaryrefslogtreecommitdiffstats
path: root/drivers/clk/tegra/clk-tegra20.c (follow)
Commit message (Expand)AuthorAgeFilesLines
* Merge branch 'next/drivers' into late/multiplatformArnd Bergmann2013-04-191-119/+101
|\
| * clk: tegra: Add flags to tegra_clk_periph()Peter De Schrijver2013-04-051-1/+1
| * clk: tegra: move from a lock bit idx to a lock maskPeter De Schrijver2013-04-051-10/+10
| * clk: tegra: Add PLL post divider tablePeter De Schrijver2013-04-051-0/+7
| * clk: tegra: Refactor PLL programming codePeter De Schrijver2013-04-051-72/+72
| * clk: tegra: defer application of init tableStephen Warren2013-04-051-1/+6
| * clk: tegra: Fix cdev1 and cdev2 IDsPrashant Gaikwad2013-04-051-1/+1
| * clk: tegra: Make gr2d and gr3d clocks children of pll_cThierry Reding2013-04-051-0/+2
| * Merge branch 'for-3.10/soc' into for-3.10/clkStephen Warren2013-04-051-34/+2
| |\
| | * clk: tegra: No 7.1 super clk dividers on Tegra20Peter De Schrijver2013-03-111-34/+2
* | | clk: tegra: Allow PLLE training to succeedThierry Reding2013-04-011-1/+1
|/ /
* / clk: Tegra: Remove duplicate smp_twd clockPrashant Gaikwad2013-03-051-1/+0
|/
* clk: tegra: initialise parent of uart clocksLaxman Dewangan2013-02-131-2/+5
* clk: tegra: fix driver to match DT bindingStephen Warren2013-02-131-2/+2
* clk: tegra: Add missing spinlock for hclk and pclkPeter De Schrijver2013-02-121-4/+7
* clk: tegra20: Implementing CPU low-power function for tegra_cpu_car_opsJoseph Lo2013-01-281-0/+93
* clk: tegra20: remove unused TEGRA_CLK_DUPLICATE()sPrashant Gaikwad2013-01-281-17/+0
* clk: tegra: add clock support for Tegra20Prashant Gaikwad2013-01-281-0/+1273