summaryrefslogtreecommitdiffstats
path: root/drivers/clk/zynq (unfollow)
Commit message (Expand)AuthorFilesLines
2017-08-24clk: rockchip: Mark rockchip_fractional_approximation staticStephen Boyd1-1/+1
2017-08-22clk: rockchip: fix the rv1108 clk_mac sel register descriptionElaine Zhang1-1/+1
2017-08-22clk: rockchip: rename rv1108 macphy clock to macElaine Zhang2-9/+9
2017-08-22clk: rockchip: add rv1108 ACLK_GMAC and PCLK_GMAC clocksElaine Zhang1-0/+2
2017-08-22clk: rockchip: add rk3228 SCLK_SDIO_SRC clk idElaine Zhang1-1/+1
2017-08-22clk: rockchip: add rv1108 ACLK_GAMC and PCLK_GMAC IDElaine Zhang1-0/+2
2017-08-22clk: rockchip: add rk3228 sclk_sdio_src IDElaine Zhang1-0/+1
2017-08-19clk: sunxi-ng: support R40 SoCIcenowy Zheng6-0/+1682
2017-08-19dt-bindings: add compatible string for Allwinner R40 CCUIcenowy Zheng1-0/+1
2017-08-17clk: renesas: r8a7796: Add USB3.0 clockHiromitsu Yamasaki1-0/+1
2017-08-17clk: renesas: rcar-usb2-clock-sel: Add R-Car USB 2.0 clock selector PHYYoshihiro Shimoda4-0/+249
2017-08-16clk: renesas: cpg-mssr: Add R8A77995 supportGeert Uytterhoeven6-1/+251
2017-08-16clk: renesas: rcar-gen3: Add support for SCCG/Clean peripheral clocksGeert Uytterhoeven2-1/+26
2017-08-16clk: renesas: rcar-gen3: Add divider support for PLL1 and PLL3Geert Uytterhoeven4-37/+41