| Commit message (Expand) | Author | Age | Files | Lines |
* | Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl... | Linus Torvalds | 2018-08-16 | 99 | -568/+6845 |
|\ |
|
| *-------. | Merge branches 'clk-actions-s700', 'clk-exynos-unused', 'clk-qcom-dispcc-845'... | Stephen Boyd | 2018-08-15 | 23 | -35/+1315 |
| |\ \ \ \ \ |
|
| | | | | | * | clk: cs2000-cp: convert to SPDX identifiers | Kuninori Morimoto | 2018-08-02 | 1 | -4/+1 |
| | | | | * | | clk: scmi: Fix the rounding of clock rate | Amit Daniel Kachhap | 2018-08-02 | 1 | -3/+2 |
| | | | | |/ |
|
| | | | * | | clk: qcom: Add display clock controller driver for SDM845 | Taniya Das | 2018-08-01 | 3 | -0/+696 |
| | | | * | | clk: qcom: Move frequency table macro to common file | Taniya Das | 2018-07-07 | 14 | -26/+2 |
| | | | |/ |
|
| | | * / | clk: samsung: Remove unused mout_user_aclk400_mcuisp_p4x12 variable | Krzysztof Kozlowski | 2018-07-26 | 1 | -2/+0 |
| | | |/ |
|
| | * | | clk: actions: Add S700 SoC clock support | Saravanan Sekar | 2018-07-26 | 3 | -0/+613 |
| | * | | clk: actions: Add missing REGMAP_MMIO dependency | Saravanan Sekar | 2018-07-26 | 1 | -0/+1 |
| | |/ |
|
| | | | |
| | \ | |
| | \ | |
| | \ | |
| | \ | |
| | \ | |
| | \ | |
| | \ | |
| *-------. \ | Merge branches 'clk-imx6-ocram', 'clk-missing-put', 'clk-tegra-sdmmc-jitter',... | Stephen Boyd | 2018-08-15 | 16 | -91/+439 |
| |\ \ \ \ \ \ |
|
| | | | | | * | | clk: uniphier: add clock frequency support for SPI | Kunihiko Hayashi | 2018-07-26 | 2 | -0/+17 |
| | | | | | * | | clk: uniphier: add more USB3 PHY clocks | Masahiro Yamada | 2018-07-26 | 1 | -9/+17 |
| | | | | | * | | clk: uniphier: add NAND 200MHz clock | Masahiro Yamada | 2018-07-26 | 1 | -7/+17 |
| | | | | | |/ |
|
| | | | | * | | clk: sunxi-ng: add A64 compatible string | Icenowy Zheng | 2018-06-27 | 1 | -7/+4 |
| | | | | * | | clk: sunxi-ng: r40: Export video PLLs | Jernej Skrabec | 2018-06-27 | 1 | -2/+6 |
| | | | | * | | clk: sunxi-ng: r40: Allow setting parent rate to display related clocks | Jernej Skrabec | 2018-06-27 | 1 | -4/+8 |
| | | | | * | | clk: sunxi-ng: r40: Add minimal rate for video PLLs | Jernej Skrabec | 2018-06-27 | 1 | -22/+24 |
| | | | | |/ |
|
| | | | * | | clk: tegra: make sdmmc2 and sdmmc4 as sdmmc clocks | Peter De-Schrijver | 2018-07-25 | 3 | -15/+12 |
| | | | * | | clk: tegra: Add sdmmc mux divider clock | Peter De-Schrijver | 2018-07-25 | 3 | -0/+278 |
| | | | * | | clk: tegra: Refactor fractional divider calculation | Peter De Schrijver | 2018-07-25 | 4 | -25/+52 |
| | | | * | | clk: tegra: Fix includes required by fence_udelay() | Aapo Vienamo | 2018-07-25 | 1 | -0/+1 |
| | | | |/ |
|
| | | * | | clk: imx6sll: fix missing of_node_put() | Nicholas Mc Guire | 2018-07-25 | 1 | -0/+1 |
| | | * | | clk: imx6ul: fix missing of_node_put() | Nicholas Mc Guire | 2018-07-25 | 1 | -0/+1 |
| | | |/ |
|
| | * / | clk: imx: add ocram_s clock for i.mx6sx | Anson Huang | 2018-07-25 | 1 | -0/+1 |
| | |/ |
|
| | | | |
| | \ | |
| | \ | |
| | \ | |
| | \ | |
| | \ | |
| | \ | |
| | \ | |
| *-------. \ | Merge branches 'clk-qcom-rpmh', 'clk-qcom-spdx', 'clk-con-id-leak', 'clk-fixe... | Stephen Boyd | 2018-08-15 | 14 | -89/+363 |
| |\ \ \ \ \ \ |
|
| | | | | | * | | clk: mvebu: armada-37xx-periph: Remove unused var num_parents | Anders Roxell | 2018-07-27 | 1 | -1/+0 |
| | | | | | * | | clk: mvebu: armada-37xx-periph: Fix wrong return value in get_parent | Gregory CLEMENT | 2018-07-25 | 1 | -3/+0 |
| | | | | | |/ |
|
| | | | | * / | clk: clk-fixed-factor: Clear OF_POPULATED flag in case of failure | Rajan Vaja | 2018-07-25 | 1 | -1/+8 |
| | | | | |/ |
|
| | | | * / | clk: core: Potentially free connection id | Mikko Perttunen | 2018-07-25 | 1 | -0/+3 |
| | | | |/ |
|
| | | * / | clk: qcom: Update SPDX headers for common files | Taniya Das | 2018-07-25 | 8 | -84/+13 |
| | | |/ |
|
| | * / | clk: qcom: clk-rpmh: Add QCOM RPMh clock driver | Taniya Das | 2018-07-16 | 3 | -0/+339 |
| | |/ |
|
| | | | |
| | \ | |
| | \ | |
| | \ | |
| | \ | |
| | \ | |
| | \ | |
| | \ | |
| *-------. \ | Merge branches 'clk-mvebu-spdx', 'clk-meson', 'clk-imx7d-mu', 'clk-imx-init-a... | Stephen Boyd | 2018-08-15 | 25 | -262/+3120 |
| |\ \ \ \ \ \ |
|
| | | | | | * | | clk: rockchip: Add pclk_rkpwm_pmu to PMU critical clocks in rk3399 | Levin Du | 2018-08-06 | 1 | -0/+1 |
| | | | | | * | | clk: rockchip: fix clk_i2sout parent selection bits on rk3399 | Alberto Panizzo | 2018-07-08 | 1 | -1/+1 |
| | | | | | * | | clk: rockchip: add clock controller for px30 | Elaine Zhang | 2018-07-06 | 3 | -1/+1080 |
| | | | | | * | | clk: rockchip: add support for half divider | Elaine Zhang | 2018-07-06 | 4 | -0/+323 |
| | | | | | |/ |
|
| | | | | * | | clk: imx6sx: remove clks_init_on array | Anson Huang | 2018-06-29 | 1 | -26/+14 |
| | | | | * | | clk: imx6sl: remove clks_init_on array | Anson Huang | 2018-06-29 | 1 | -12/+0 |
| | | | | * | | clk: imx6q: remove clks_init_on array | Anson Huang | 2018-06-29 | 1 | -12/+2 |
| | | | | |/ |
|
| | | | * / | clk: imx7d: add IMX7D_MU_ROOT_CLK | Oleksij Rempel | 2018-07-09 | 1 | -0/+1 |
| | | | |/ |
|
| | | * | | clk: meson: add gen_clk | Jerome Brunet | 2018-07-09 | 4 | -3/+135 |
| | | * | | clk: meson: gxbb: remove HHI_GEN_CLK_CTNL duplicate definition | Jerome Brunet | 2018-07-09 | 1 | -1/+0 |
| | | * | | clk: meson-axg: add clocks required by pcie driver | Yixun Lan | 2018-07-09 | 2 | -1/+150 |
| | | * | | clk: meson: remove unused clk-audio-divider driver | Jerome Brunet | 2018-07-09 | 3 | -119/+1 |
| | | * | | clk: meson: stop rate propagation for audio clocks | Jerome Brunet | 2018-07-09 | 1 | -9/+7 |
| | | * | | clk: meson: axg: add the audio clock controller driver | Jerome Brunet | 2018-07-09 | 4 | -0/+982 |
| | | * | | clk: meson: add axg audio sclk divider driver | Jerome Brunet | 2018-07-09 | 3 | -1/+252 |
| | | * | | Merge remote-tracking branch 'clk/clk-core-duty-cycle' into next/drivers | Jerome Brunet | 2018-07-09 | 1 | -5/+194 |
| | | |\ \ |
|
| | | * | | | clk: meson: add triple phase clock driver | Jerome Brunet | 2018-07-09 | 4 | -0/+94 |
| | | * | | | clk: meson: add clk-phase clock driver | Jerome Brunet | 2018-07-09 | 3 | -0/+72 |