summaryrefslogtreecommitdiffstats
path: root/drivers/clk (follow)
Commit message (Expand)AuthorAgeFilesLines
* Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds2020-08-1261-588/+4230
|\
| *-----. Merge branches 'clk-microchip', 'clk-mmp', 'clk-unused' and 'clk-at91' into c...Stephen Boyd2020-08-0428-285/+2438
| |\ \ \ \
| | | | | * clk: at91: sama7g5: add clock support for sama7g5Claudiu Beznea2020-07-242-0/+1060
| | | | | * clk: at91: clk-utmi: add utmi support for sama7g5Claudiu Beznea2020-07-242-5/+102
| | | | | * clk: at91: clk-sam9x60-pll: re-factor to support plls with multiple outputsClaudiu Beznea2020-07-243-186/+433
| | | | | * clk: at91: clk-programmable: add mux_table optionClaudiu Beznea2020-07-2413-17/+38
| | | | | * clk: at91: clk-peripheral: add support for changeable parent rateClaudiu Beznea2020-07-249-16/+119
| | | | | * clk: at91: clk-master: add master clock support for SAMA7G5Claudiu Beznea2020-07-242-5/+312
| | | | | * clk: at91: clk-generated: add mux_table optionClaudiu Beznea2020-07-245-8/+16
| | | | | * clk: at91: clk-generated: pass the id of changeable parent at registrationClaudiu Beznea2020-07-245-35/+37
| | | | | * clk: at91: replace conditional operator with double logical notClaudiu Beznea2020-07-245-8/+8
| | | | | * clk: at91: sckc: register slow_rc with accuracy optionClaudiu Beznea2020-07-241-2/+3
| | | | | * clk: at91: sam9x60: fix main rc oscillator frequencyClaudiu Beznea2020-07-241-1/+1
| | | | | * clk: at91: sam9x60-pll: use frac when setting frequencyClaudiu Beznea2020-07-241-4/+8
| | | | | * clk: at91: sam9x60-pll: check fcore against rangesClaudiu Beznea2020-07-242-2/+12
| | | | | * clk: at91: sam9x60-pll: use logical or for range checkClaudiu Beznea2020-07-241-1/+1
| | | | | * clk: at91: clk-sam9x60-pll: fix mul maskClaudiu Beznea2020-07-241-1/+1
| | | | | * clk: at91: clk-generated: check best_rate against rangesClaudiu Beznea2020-07-241-2/+2
| | | | | * clk: at91: clk-generated: continue if __clk_determine_rate() returns errorClaudiu Beznea2020-07-241-1/+2
| | | | | * clk: at91: fix possible dead lock in new driversAhmad Fatoum2020-07-244-4/+4
| | | | * | clk: drop unused function __clk_get_flagsJulia Lawall2020-08-031-6/+0
| | | | |/
| | | * / clk: mmp: avoid missing prototype warningArnd Bergmann2020-07-292-0/+2
| | | |/
| | * / clk: sparx5: Add Sparx5 SoC DPLL clock driverLars Povlsen2020-07-292-0/+296
| | |/
| | |
| | \
| | \
| | \
| | \
| | \
| | \
| | \
| *-------. \ Merge branches 'clk-fallthru', 'clk-ingenic', 'clk-tegra', 'clk-sirf' and 'cl...Stephen Boyd2020-08-048-85/+228
| |\ \ \ \ \ \
| | | | | | * | clk: qoriq: add LS1021A core pll mux optionsMichael Krummsdorf2020-07-281-1/+9
| | | | | | |/
| | | | | * / clk: clk-atlas6: fix return value check in atlas6_clk_init()Xu Wang2020-07-281-1/+1
| | | | | |/
| | | | * / clk: tegra: pll: Improve PLLM enable-state detectionDmitry Osipenko2020-07-281-5/+15
| | | | |/
| | | * | clk: X1000: Add support for calculat REFCLK of USB PHY.周琰杰 (Zhou Yanjie)2020-07-281-1/+83
| | | * | clk: JZ4780: Reformat the code to align it.周琰杰 (Zhou Yanjie)2020-07-281-45/+45
| | | * | clk: JZ4780: Add functions for enable and disable USB PHY.周琰杰 (Zhou Yanjie)2020-07-281-30/+35
| | | * | clk: Ingenic: Add RTC related clocks for Ingenic SoCs.周琰杰 (Zhou Yanjie)2020-07-283-0/+38
| | | |/
| | * | clk: davinci: Use fallthrough pseudo-keywordGustavo A. R. Silva2020-07-281-1/+1
| | * | clk: imx: Use fallthrough pseudo-keywordGustavo A. R. Silva2020-07-281-2/+2
| | |/
| | |
| | \
| | \
| | \
| | \
| | \
| | \
| | \
| *-------. \ Merge branches 'clk-actions', 'clk-rockchip', 'clk-iproc', 'clk-intel' and 'c...Stephen Boyd2020-08-049-60/+214
| |\ \ \ \ \ \
| | | | | | * | clk: Add support for enabling/disabling clocks from debugfsMike Tipton2020-07-241-0/+29
| | | | | | |/
| | | | | * | clk: intel: Avoid unnecessary memset by improving codeRahul Tanwar2020-07-241-4/+3
| | | | | * | clk: intel: Improve locking in the driverRahul Tanwar2020-07-241-12/+5
| | | | | * | clk: intel: Use devm_clk_hw_register() instead of clk_hw_register()Rahul Tanwar2020-07-242-5/+5
| | | | | |/
| | | | * / clk: iproc: round clock rate to the closestLori Hikichi2020-07-241-2/+2
| | | | |/
| | | * | clk: rockchip: add sclk_mac_lbtest to rk3188_critical_clocksAlex Bee2020-07-221-0/+1
| | | * | clk: rockchip: Revert "fix wrong mmc sample phase shift for rk3328"Robin Murphy2020-07-081-4/+4
| | | * | clk: rockchip: use separate compatibles for rk3288w-cruHeiko Stuebner2020-07-051-2/+19
| | | * | clk: rockchip: Handle clock tree for rk3288w variantMylène Josserand2020-06-171-2/+18
| | | * | clk: rockchip: convert rk3036 pll type to use internal lock statusHeiko Stuebner2020-06-151-3/+23
| | | * | clk: rockchip: convert basic pll lock_wait to use regmap_read_poll_timeoutHeiko Stuebner2020-06-151-15/+6
| | | * | clk: rockchip: convert rk3399 pll type to use readl_relaxed_poll_timeoutHeiko Stuebner2020-06-151-11/+12
| | | |/
| | * | clk: actions: Add Actions S500 SoC Reset Management Unit supportCristian Ciocaltea2020-07-211-0/+78
| | * | clk: actions: Add APB, DMAC, GPIO clock support for Actions S500 SoCCristian Ciocaltea2020-07-211-0/+9
| | * | clk: actions: Fix h_clk for Actions S500 SoCCristian Ciocaltea2020-07-211-1/+1
| | |/
| | |
| | \
| | \
| | \
| | \
| | \
| | \
| | \
| *-------. \ Merge branches 'clk-https', 'clk-renesas', 'clk-kconfig', 'clk-amlogic' and '...Stephen Boyd2020-08-0431-51/+613
| |\ \ \ \ \ \
generated by cgit v1.2.3 (git 2.39.1) at 2025-01-08 04:55:37 +0100