summaryrefslogtreecommitdiffstats
path: root/drivers/clk (follow)
Commit message (Expand)AuthorAgeFilesLines
* Merge tag 'clk-fixes-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/...Linus Torvalds2021-08-035-7/+25
|\
| * clk: fix leak on devm_clk_bulk_get_all() unwindBrian Norris2021-07-311-1/+8
| * clk: tegra: Implement disable_unused() of tegra_clk_sdmmc_mux_opsDmitry Osipenko2021-07-271-0/+10
| * clk: qcom: smd-rpm: Fix MSM8936 RPM_SMD_PCNOC_A_CLKShawn Guo2021-07-271-1/+1
| * clk: hisilicon: hi3559a: select RESET_HISIRandy Dunlap2021-07-271-0/+1
| * clk: stm32f4: fix post divisor setup for I2S/SAI PLLsDario Binacchi2021-07-271-5/+5
* | dt-bindings: clock: r9a07g044-cpg: Update clock/reset definitionsBiju Das2021-07-123-64/+93
* | clk: renesas: r9a07g044: Add P2 Clock supportBiju Das2021-07-122-0/+5
* | clk: renesas: r9a07g044: Fix P1 ClockBiju Das2021-07-121-3/+3
* | clk: renesas: r9a07g044: Rename divider tableBiju Das2021-07-121-3/+4
* | clk: renesas: rzg2l: Add multi clock PM supportBiju Das2021-07-121-22/+29
|/
* Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds2021-07-086-54/+101
|\
| * Revert "clk: divider: Switch from .round_rate to .determine_rate by default"Stephen Boyd2021-07-021-9/+9
| * clk: hisilicon: hi3559a: Drop __init markings everywhereStephen Boyd2021-06-301-20/+19
| * clk: meson: regmap: switch to determine_rate for the dividersMartin Blumenstingl2021-06-301-10/+9
| * clk: divider: Switch from .round_rate to .determine_rate by defaultMartin Blumenstingl2021-06-301-9/+9
| * clk: divider: Add re-usable determine_rate implementationsMartin Blumenstingl2021-06-301-14/+61
| * clk: k210: Fix k210_clk_set_parent()Damien Le Moal2021-06-301-0/+1
| * clk: lmk04832: Fix spelling mistakes in dev_err messages and commentsColin Ian King2021-06-301-4/+4
| * clk: lmk04832: fix return value check in lmk04832_probe()Wang Hai2021-06-301-6/+6
| * clk: stm32mp1: fix missing spin_lock_init()Wang Hai2021-06-301-0/+1
* | Merge branch 'akpm' (patches from Andrew)Linus Torvalds2021-07-021-0/+4
|\ \
| * | kernel.h: split out panic and oops helpersAndy Shevchenko2021-07-011-0/+4
* | | Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds2021-07-0195-1191/+16314
|\ \ \ | |/ / |/| / | |/
| *---. Merge branches 'clk-st', 'clk-si' and 'clk-hisilicon' into clk-nextStephen Boyd2021-06-299-73/+1710
| |\ \ \
| | | | * clk: hisilicon: Add clock driver for hi3559A SoCDongjiu Geng2021-06-285-2/+856
| | | * | clk: si5341: Add sysfs properties to allow checking/resetting device faultsRobert Hancock2021-06-281-0/+96
| | | * | clk: si5341: Add silabs,iovdd-33 propertyRobert Hancock2021-06-281-1/+9
| | | * | clk: si5341: Add silabs,xaxb-ext-clk propertyRobert Hancock2021-06-281-2/+7
| | | * | clk: si5341: Allow different output VDD_SEL valuesRobert Hancock2021-06-281-26/+110
| | | * | clk: si5341: Update initialization magicRobert Hancock2021-06-281-1/+3
| | | * | clk: si5341: Check for input clock presence and PLL lock on startupRobert Hancock2021-06-281-0/+26
| | | * | clk: si5341: Avoid divide errors due to bogus register contentsRobert Hancock2021-06-281-2/+13
| | | * | clk: si5341: Wait for DEVICE_READY on startupRobert Hancock2021-06-281-0/+32
| | | |/
| | * | clk: st: clkgen-fsyn: embed soc clock outputs within compatible dataAlain Volmat2021-06-281-12/+101
| | * | clk: st: clkgen-pll: embed soc clock outputs within compatible dataAlain Volmat2021-06-281-14/+106
| | * | clk: st: flexgen: embed soc clock outputs within compatible dataAlain Volmat2021-06-281-14/+353
| | * | clk: st: clkgen-pll: remove unused variable of struct clkgen_pllAlain Volmat2021-06-281-1/+0
| | |/
| | |
| | \
| | \
| | \
| | \
| | \
| | \
| | \
| *-------. \ Merge branches 'clk-lmk04832', 'clk-stm', 'clk-rohm', 'clk-actions' and 'clk-...Stephen Boyd2021-06-2915-186/+2625
| |\ \ \ \ \ \
| | | | | | * | clk: ingenic: Add support for the JZ4760Paul Cercueil2021-06-284-0/+441
| | | | | | * | clk: ingenic: Support overriding PLLs M/N/OD calc algorithmPaul Cercueil2021-06-282-13/+30
| | | | | | * | clk: ingenic: Remove pll_info.no_bypass_bitPaul Cercueil2021-06-283-8/+6
| | | | | | * | clk: ingenic: Read bypass register only when there is onePaul Cercueil2021-06-281-8/+11
| | | | | | * | clk: Support bypassing dividersPaul Cercueil2021-06-285-29/+42
| | | | | | |/
| | | | | * | clk: actions: Add NIC and ETHERNET clock support for Actions S500 SoCCristian Ciocaltea2021-06-281-1/+16
| | | | | * | clk: actions: Fix AHPPREDIV-H-AHB clock chain on Owl S500 SoCCristian Ciocaltea2021-06-281-8/+11
| | | | | * | clk: actions: Fix bisp_factor_table based clocks on Owl S500 SoCCristian Ciocaltea2021-06-281-15/+29
| | | | | * | clk: actions: Fix SD clocks factor table on Owl S500 SoCCristian Ciocaltea2021-06-281-4/+2
| | | | | * | clk: actions: Fix UART clock dividers on Owl S500 SoCCristian Ciocaltea2021-06-281-6/+6
| | | | | |/
| | | | * / clk: bd718xx: Drop BD70528 supportMatti Vaittinen2021-06-282-12/+5
| | | | |/
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-30 22:07:01 +0100