summaryrefslogtreecommitdiffstats
path: root/drivers/clk (follow)
Commit message (Expand)AuthorAgeFilesLines
* Merge tag 'armsoc-soc' of git://git.kernel.org/pub/scm/linux/kernel/git/soc/socLinus Torvalds2019-12-052-1/+6
|\
| * Merge tag 'mmp-soc-for-v5.5-2' of git://git.kernel.org/pub/scm/linux/kernel/g...Olof Johansson2019-10-222-1/+6
| |\
| | * ARM: mmp: add support for MMP3 SoCLubomir Rintel2019-10-172-1/+6
* | | Merge branch 'thermal/next' of git://git.kernel.org/pub/scm/linux/kernel/git/...Linus Torvalds2019-12-053-3/+3
|\ \ \
| * | | clk: qcom: Initialize clock drivers earlierAmit Kucheria2019-11-073-3/+3
| |/ /
* | | Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds2019-12-02115-2241/+7936
|\ \ \
| | \ \
| | \ \
| | \ \
| | \ \
| | \ \
| | \ \
| *-----. \ \ Merge branches 'clk-ingenic', 'clk-init-leak', 'clk-ux500' and 'clk-bitmain' ...Stephen Boyd2019-11-2712-10/+1284
| |\ \ \ \ \ \ | | | | | |_|/ | | | | |/| |
| | | | | * | clk: Add common clock driver for BM1880 SoCManivannan Sadhasivam2019-11-233-0/+977
| | | | | * | clk: Add clk_hw_unregister_composite helper function definitionManivannan Sadhasivam2019-11-231-0/+11
| | | | | * | clk: Zero init clk_init_data in helpersManivannan Sadhasivam2019-11-235-5/+5
| | | | |/ /
| | | * | | clk: mark clk_disable_unused() as __initRasmus Villemoes2019-11-191-4/+4
| | | * | | clk: Fix memory leak in clk_unregister()Kishon Vijay Abraham I2019-11-191-0/+1
| | | |/ /
| | * | | clk: ingenic: Allow drivers to be built with COMPILE_TESTStephen Boyd2019-11-221-1/+1
| | * | | clk: Ingenic: Add CGU driver for X1000.Zhou Yanjie2019-11-143-0/+285
| | |/ /
| | | |
| | \ \
| | \ \
| | \ \
| | \ \
| | \ \
| | \ \
| | \ \
| *-------. \ \ Merge branches 'clk-gpio-flags', 'clk-tegra', 'clk-rockchip', 'clk-sprd' and ...Stephen Boyd2019-11-2728-210/+1031
| |\ \ \ \ \ \ \
| | | | | | * | | clk: pxa: fix one of the pxa RTC clocksRobert Jarzmik2019-11-141-0/+1
| | | | | | |/ /
| | | | | * / / clk: sprd: Use IS_ERR() to validate the return value of syscon_regmap_lookup_...Baolin Wang2019-11-131-1/+1
| | | | | |/ /
| | | | * | | clk: rockchip: protect the pclk_usb_grf as critical on px30Heiko Stuebner2019-11-051-1/+2
| | | | * | | clk: rockchip: add video-related niu clocks as critical on px30Heiko Stuebner2019-11-051-5/+10
| | | | * | | clk: rockchip: move px30 critical clocks to correct clock controllerHeiko Stuebner2019-11-051-4/+4
| | | | * | | clk: rockchip: Add div50 clocks for px30 sdmmc, emmc, sdio and nandcFinley Xiao2019-11-051-4/+40
| | | | * | | clk: rockchip: make clk_half_divider_ops staticBen Dooks (Codethink)2019-10-311-2/+1
| | | | |/ /
| | | * | | clk: tegra: Use match_string() helper to simplify the codeYueHaibing2019-11-141-8/+4
| | | * | | clk: tegra: Fix build error without CONFIG_PM_SLEEPYueHaibing2019-11-111-0/+2
| | | * | | clk: tegra: Optimize PLLX restore on Tegra20/30Dmitry Osipenko2019-11-112-18/+32
| | | * | | clk: tegra: Add suspend and resume support on Tegra210Sowjanya Komatineni2019-11-113-4/+163
| | | * | | clk: tegra: Share clk and rst register defines with Tegra clock driverSowjanya Komatineni2019-11-112-45/+45
| | | * | | clk: tegra: Use fence_udelay() during PLLU initSowjanya Komatineni2019-11-111-4/+4
| | | * | | clk: tegra: clk-dfll: Add suspend and resume supportSowjanya Komatineni2019-11-113-0/+59
| | | * | | clk: tegra: clk-super: Add restore-context supportSowjanya Komatineni2019-11-111-0/+27
| | | * | | clk: tegra: clk-super: Fix to enable PLLP branches to CPUSowjanya Komatineni2019-11-114-1/+39
| | | * | | clk: tegra: periph: Add restore_context supportSowjanya Komatineni2019-11-112-0/+37
| | | * | | clk: tegra: Support for OSC context save and restoreSowjanya Komatineni2019-11-112-0/+16
| | | * | | clk: tegra: pll: Save and restore pll contextSowjanya Komatineni2019-11-111-32/+54
| | | * | | clk: tegra: pllout: Save and restore pllout contextSowjanya Komatineni2019-11-111-0/+9
| | | * | | clk: tegra: divider: Save and restore divider rateSowjanya Komatineni2019-11-111-0/+11
| | | * | | clk: tegra: Reimplement SOR clocks on Tegra210Thierry Reding2019-11-111-16/+55
| | | * | | clk: tegra: Reimplement SOR clock on Tegra124Thierry Reding2019-11-111-9/+13
| | | * | | clk: tegra: Rename sor0_lvds to sor0_outThierry Reding2019-11-113-8/+8
| | | * | | clk: tegra: Move SOR0 implementation to Tegra124Thierry Reding2019-11-112-8/+49
| | | * | | clk: tegra: Remove last remains of TEGRA210_CLK_SOR1_SRCThierry Reding2019-11-112-2/+2
| | | * | | Merge branch 'for-5.5/clk-core' into for-5.5/clkThierry Reding2019-11-111-0/+18
| | | |\ \ \
| | | | * | | clk: Add API to get index of the clock parentSowjanya Komatineni2019-11-111-0/+18
| | | | |/ /
| | | * / / clk: tegra: Add Tegra20/30 EMC clock implementationDmitry Osipenko2019-11-115-52/+339
| | | |/ /
| | * / / clk: clk-gpio: propagate rate change to parentMichael Hennerich2019-11-081-1/+1
| | |/ /
| | | |
| | \ \
| | \ \
| | \ \
| | \ \
| | \ \
| | \ \
| | \ \
| *-------. \ \ Merge branches 'clk-ti', 'clk-allwinner', 'clk-qcom', 'clk-sa' and 'clk-aspee...Stephen Boyd2019-11-2732-297/+3480
| |\ \ \ \ \ \ \
| | | | | | * | | clk: aspeed: Add RMII RCLK gates for both AST2500 MACsAndrew Jeffery2019-11-261-1/+26
| | | | | | * | | clk: ast2600: Add RMII RCLK gates for all four MACsAndrew Jeffery2019-11-081-1/+46
| | | | | | |/ /
| | | | | * / / drivers/clk: convert VL struct to struct_sizeStephen Kitt2019-11-087-14/+9
| | | | | |/ /
| | | | * | | clk: qcom: rpmh: Reuse sdm845 clks for sm8150Stephen Boyd2019-11-081-20/+14
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-19 07:52:45 +0100