summaryrefslogtreecommitdiffstats
path: root/drivers/cxl (follow)
Commit message (Expand)AuthorAgeFilesLines
* cxl/mem: Replace redundant debug message with a commentDan Williams2022-04-131-4/+10
* cxl/mem: Rename cxl_dvsec_decode_init() to cxl_hdm_decode_init()Dan Williams2022-04-131-6/+6
* cxl/pci: Make cxl_dvsec_ranges() failure not fatal to cxl_pciDan Williams2022-04-131-9/+18
* cxl/mem: Make cxl_dvsec_range() init failure fatalDan Williams2022-04-131-0/+3
* cxl/pci: Add debug for DVSEC range init failuresDan Williams2022-04-131-3/+10
* cxl/mem: Drop DVSEC vs EFI Memory Map sanity checkDan Williams2022-04-131-23/+1
* cxl/mbox: Use new return_code handlingDavidlohr Bueso2022-04-132-3/+3
* cxl/mbox: Improve handling of mbox_cmd hw return codesDavidlohr Bueso2022-04-133-3/+54
* cxl/pci: Use CXL_MBOX_SUCCESS to check against mbox_cmd return codeDavidlohr Bueso2022-04-131-2/+2
* cxl/mbox: Drop mbox_mutex commentDavidlohr Bueso2022-04-131-1/+1
* cxl/pmem: Remove CXL SET_PARTITION_INFO from exclusive_cmds listAlison Schofield2022-04-131-1/+0
* cxl/mbox: Block immediate mode in SET_PARTITION_INFO commandAlison Schofield2022-04-132-0/+48
* cxl/mbox: Move cxl_mem_command param to a local variableAlison Schofield2022-04-131-12/+8
* cxl/mbox: Make handle_mailbox_cmd_from_user() use a mbox paramAlison Schofield2022-04-131-27/+17
* cxl/mbox: Remove dependency on cxl_mem_command for a debug msgAlison Schofield2022-04-131-3/+14
* cxl/mbox: Construct a users cxl_mbox_cmd in the validation pathAlison Schofield2022-04-131-4/+17
* cxl/mbox: Move build of user mailbox cmd to a helper functionsAlison Schofield2022-04-131-25/+45
* cxl/mbox: Move raw command warning to raw command validationAlison Schofield2022-04-131-3/+2
* cxl/mbox: Move cxl_mem_command construction to helper funcsAlison Schofield2022-04-131-71/+76
* cxl/pci: Drop shadowed variableDan Williams2022-04-081-1/+0
* cxl/core/port: Fix NULL but dereferenced coccicheck errorWan Jiabing2022-03-221-1/+4
* cxl/port: Hold port reference until decoder releaseDan Williams2022-02-181-0/+4
* cxl/port: Fix endpoint refcount leakDan Williams2022-02-181-1/+2
* cxl/core: Fix cxl_device_lock() class detectionDan Williams2022-02-111-1/+1
* cxl/core/port: Fix unregister_port() lock assertionDan Williams2022-02-111-4/+20
* cxl/regs: Fix size of CXL Capability Header RegisterJonathan Cameron2022-02-091-2/+2
* cxl/core/port: Handle invalid decodersDan Williams2022-02-091-6/+30
* cxl/core/port: Fix / relax decoder target enumerationDan Williams2022-02-092-2/+5
* cxl/core/port: Add endpoint decodersBen Widawsky2022-02-094-16/+73
* cxl/core: Move target_list out of base decoder attributesDan Williams2022-02-091-1/+2
* cxl/mem: Add the cxl_mem driverBen Widawsky2022-02-099-5/+391
* cxl/core/port: Add switch port enumerationDan Williams2022-02-093-25/+438
* cxl/memdev: Add numa_node attributeDan Williams2022-02-091-0/+17
* cxl/pci: Emit device serial numberDan Williams2022-02-093-0/+14
* cxl/pci: Implement wait for media activeBen Widawsky2022-02-092-1/+50
* cxl/pci: Retrieve CXL DVSEC memory infoBen Widawsky2022-02-093-0/+146
* cxl/pci: Cache device DVSEC offsetBen Widawsky2022-02-092-0/+8
* cxl/pci: Store component register base in cxldsBen Widawsky2022-02-092-0/+14
* cxl/core/port: Remove @host argument for dport + decoder enumerationDan Williams2022-02-097-24/+24
* cxl/port: Add a driver for 'struct cxl_port' objectsBen Widawsky2022-02-098-29/+108
* cxl/core: Emit modalias for CXL devicesDan Williams2022-02-091-9/+17
* cxl/core/hdm: Add CXL standard decoder enumeration to the coreDan Williams2022-02-098-49/+348
* cxl/core: Generalize dport enumeration in the coreDan Williams2022-02-096-110/+167
* cxl/pci: Rename pci.h to cxlpci.hDan Williams2022-02-094-3/+4
* cxl/port: Up-level cxl_add_dport() locking requirements to the callerDan Williams2022-02-092-2/+3
* cxl/pmem: Introduce a find_cxl_root() helperDan Williams2022-02-093-4/+60
* cxl/port: Introduce cxl_port_to_pci_bus()Dan Williams2022-02-093-5/+49
* cxl/core/port: Use dedicated lock for decoder target listDan Williams2022-02-092-7/+25
* cxl: Prove CXL lockingDan Williams2022-02-095-24/+130
* cxl/core: Track port depthBen Widawsky2022-02-092-0/+4
generated by cgit v1.2.3 (git 2.39.1) at 2025-01-05 10:48:50 +0100