Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | dmaengine: mediatek: Add MediaTek Command-Queue DMA controller for MT6765 SoC | Shun-Chih Yu | 2018-11-11 | 1 | -0/+1 |
| | | | | | | | | | | | | MediaTek Command-Queue DMA controller (CQDMA) on MT6765 SoC is dedicated to memory-to-memory transfer through queue based descriptor management. There are only 3 physical channels inside CQDMA, while the driver is extended to support 32 virtual channels for multiple dma users to issue dma requests onto the CQDMA simultaneously. Signed-off-by: Shun-Chih Yu <shun-chih.yu@mediatek.com> Signed-off-by: Vinod Koul <vkoul@kernel.org> | ||||
* | dmaengine: mediatek: Add MediaTek High-Speed DMA controller for MT7622 and ↵ | Sean Wang | 2018-03-27 | 1 | -0/+1 |
MT7623 SoC MediaTek High-Speed DMA controller (HSDMA) on MT7622 and MT7623 SoC has a single ring is dedicated to memory-to-memory transfer through ring based descriptor management. Even though there is only one physical ring available inside HSDMA, the driver can be easily extended to the support of multiple virtual channels processing simultaneously by means of DMA_VIRTUAL_CHANNELS effort. Signed-off-by: Sean Wang <sean.wang@mediatek.com> Cc: Randy Dunlap <rdunlap@infradead.org> Cc: Fengguang Wu <fengguang.wu@intel.com> Cc: Julia Lawall <julia.lawall@lip6.fr> Signed-off-by: Vinod Koul <vinod.koul@intel.com> |