summaryrefslogtreecommitdiffstats
path: root/drivers/dma/sprd-dma.c (follow)
Commit message (Expand)AuthorAgeFilesLines
* dmaengine: sprd: delete redundant parameter for dma driver functionKaiwei Liu2023-10-021-4/+2
* dmaengine: sprd: add dma mask interface in probeKaiwei Liu2023-10-021-0/+9
* dmaengine: sprd: Annotate struct sprd_dma_dev with __counted_byKees Cook2023-09-281-1/+1
* dmaengine: sprd-dma: Convert to platform remove callback returning voidUwe Kleine-König2023-09-281-3/+2
* dmaengine: Explicitly include correct DT includesRob Herring2023-08-011-1/+1
* dmaengine: sprd: Don't set chancntJisheng Zhang2023-05-241-1/+0
* dmaengine: sprd: Cleanup in .remove() after pm_runtime_get_sync() failedUwe Kleine-König2022-07-261-4/+1
* dmaengine: sprd: deprecate '#dma-channels'Krzysztof Kozlowski2022-05-161-1/+5
* dmaengine: sprd: stop referencing config->slave_idArnd Bergmann2021-12-171-3/+0
* dmaengine: sprd: Add missing MODULE_DEVICE_TABLEZou Wei2021-07-151-0/+1
* dmaengine: sprd: Set request pending flag when DMA controller is activeZhenfang Wang2020-03-231-0/+24
* dmaengine: sprd: Replace zero-length array with flexible-array memberGustavo A. R. Silva2020-02-191-1/+1
* dmaengine: sprd: Add wrap address support for link-list modeEric Long2019-11-141-0/+13
* Merge branch 'fixes' into nextVinod Koul2019-11-141-2/+25
|\
| * dmaengine: sprd: Fix the possible memory leak issueBaolin Wang2019-10-151-0/+15
| * dmaengine: sprd: Fix the link-list pointer register configuration issueZhenfang Wang2019-10-141-2/+10
* | dmaengine: sprd: Change to use devm_platform_ioremap_resource()Baolin Wang2019-10-151-3/+1
|/
* dmaengine: sprd: Fix the DMA link-list configurationBaolin Wang2019-09-041-2/+8
* dmaengine: sprd: Add interrupt support for 2-stage transferBaolin Wang2019-05-211-1/+21
* dmaengine: sprd: Fix the right place to configure 2-stage transferEric Long2019-05-211-6/+6
* dmaengine: sprd: Fix block length overflowEric Long2019-05-211-1/+1
* dmaengine: sprd: Fix the incorrect start for 2-stage destination channelsEric Long2019-05-211-1/+3
* dmaengine: sprd: Add validation of current descriptor in irq handlerBaolin Wang2019-05-211-2/+7
* dmaengine: sprd: Fix the possible crash when getting descriptor statusBaolin Wang2019-05-211-1/+1
* dmaengine: sprd: Change channel id to slave id for DMA cell specifierBaolin Wang2019-02-251-15/+4
* dmaengine: sprd: Add me as one of the module authorsEric Long2018-12-051-0/+1
* dmaengine: sprd: Support DMA 2-stage transfer modeEric Long2018-12-051-1/+97
* dmaengine: sprd: Support DMA link-list cyclic callbackEric Long2018-12-051-11/+14
* dmaengine: sprd: Set cur_desc as NULL when free or terminate one dma channelEric Long2018-12-051-0/+1
* dmaengine: sprd: Fix the last link-list configurationEric Long2018-12-051-1/+2
* dmaengine: sprd: Get transfer residue depending on the transfer directionEric Long2018-12-051-1/+20
* dmaengine: sprd: Remove direction usage from struct dma_slave_configBaolin Wang2018-12-051-3/+0
* dmaengine: sprd: Support DMA link-list modeEric Long2018-09-031-7/+74
* Merge tag 'dmaengine-4.18-rc1' of git://git.infradead.org/users/vkoul/slave-dmaLinus Torvalds2018-06-081-146/+203
|\
| * dmaengine: sprd: Add Spreadtrum DMA configurationEric Long2018-05-291-0/+182
| * dmaengine: sprd: Optimize the sprd_dma_prep_dma_memcpy()Eric Long2018-05-291-128/+39
| * dmaengine: sprd: fix an NULL vs IS_ERR() bugDan Carpenter2018-05-171-2/+2
| * dmaengine: sprd: Use devm_ioremap_resource() to map memoryBaolin Wang2018-05-091-4/+1
| * dmaengine: sprd: Fix potential NULL dereference in sprd_dma_probe()Wei Yongjun2018-05-071-0/+2
| * dmaengine: sprd: Move DMA request mode and interrupt type into head fileEric Long2018-04-271-51/+1
| * dmaengine: sprd: Define the DMA data width typeBaolin Wang2018-04-271-3/+11
| * dmaengine: sprd: Define the DMA transfer step typeEric Long2018-04-271-6/+13
* | treewide: Use struct_size() for devm_kmalloc() and friendsKees Cook2018-06-061-2/+2
|/
* dmaengine: sprd: statify 'sprd_dma_prep_dma_memcpy'Vinod Koul2018-01-151-1/+1
* dmaengine: sprd: Add Spreadtrum DMA driverBaolin Wang2017-10-241-0/+988
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-12 08:17:12 +0100