summaryrefslogtreecommitdiffstats
path: root/drivers/fpga (follow)
Commit message (Expand)AuthorAgeFilesLines
...
* fpga: clean up fpga KconfigAlan Tull2017-11-281-54/+54
* fpga: of-fpga-region: accept overlays that don't program FPGAAlan Tull2017-11-281-5/+6
* fpga: region: move device tree support to of-fpga-region.cAlan Tull2017-11-284-455/+509
* fpga: region: add fpga_region_class_findAlan Tull2017-11-281-8/+15
* fpga: region: add register/unregister functionsAlan Tull2017-11-281-40/+65
* fpga: region: rename some functions prior to movingAlan Tull2017-11-281-29/+31
* fpga: region: add fpga-region.h headerAlan Tull2017-11-281-20/+4
* fpga: region: separate out code that parses the overlayAlan Tull2017-11-281-49/+73
* fpga: region: use image info as parameter for programming regionAlan Tull2017-11-281-7/+9
* fpga: region: fix slow warning with more than one overlayAlan Tull2017-11-281-0/+5
* fpga: region: check for child regions before allocing image infoAlan Tull2017-11-281-5/+9
* fpga: region: get mgr early onAlan Tull2017-11-281-22/+23
* fpga: region: remove unneeded of_node_get and putAlan Tull2017-11-281-3/+0
* fpga: region: use dev_err instead of pr_errAlan Tull2017-11-281-10/+10
* fpga: mgr: separate getting/locking FPGA managerAlan Tull2017-11-282-18/+48
* fpga: mgr: API change to replace fpga load functions with single functionAlan Tull2017-11-282-26/+85
* fpga: bridge: support getting bridge from deviceAlan Tull2017-11-282-27/+94
* Merge tag 'char-misc-4.15-rc1' of ssh://gitolite.kernel.org/pub/scm/linux/ker...Linus Torvalds2017-11-161-1/+1
|\
| * Merge 4.14-rc5 into char-misc-nextGreg Kroah-Hartman2017-10-161-3/+3
| |\
| * | fpga: make xlnx_pr_decoupler_br_ops constBhumika Goyal2017-10-041-1/+1
* | | License cleanup: add SPDX GPL-2.0 license identifier to files with no licenseGreg Kroah-Hartman2017-11-021-0/+1
| |/ |/|
* | fpga: altera-cvp: remove DRIVER_ATTR() usageGreg Kroah-Hartman2017-09-191-3/+3
|/
* fpga: altera-hps2fpga: fix multiple init of l3_remap_lockIan Abbott2017-08-101-3/+1
* fpga: altera-hps2fpga: add NULL check on of_match_device() return valueGustavo A. R. Silva2017-08-101-0/+5
* ARM: socfpga: explicitly request exclusive reset controlPhilipp Zabel2017-08-101-1/+2
* fpga: Convert to using %pOF instead of full_nameRob Herring2017-08-101-2/+2
* fpga manager: Add Altera CvP driverAnatolij Gustschin2017-07-173-0/+508
* fpga-manager: altera-ps-spi: use bitrev8x4Joshua Clayton2017-07-171-4/+15
* fpga manager: Add altera-ps-spi driver for Altera FPGAsJoshua Clayton2017-07-173-0/+305
* Make FPGA a menuconfig to ease disabling it allVincent Legoll2017-07-171-5/+1
* fpga fr br: update supported version numbersMatthew Gerlach2017-04-261-11/+19
* fpga: region: release FPGA region reference in error pathTobias Klauser2017-04-261-1/+3
* fpga altera-hps2fpga: disable/unprepare clock on error in alt_fpga_bridge_pro...Tobias Klauser2017-04-261-6/+9
* fpga: Add support for Xilinx LogiCORE PR DecouplerMoritz Fischer2017-04-083-0/+172
* fpga pr ip: Platform driver for Altera Partial Reconfiguration IP.Matthew Gerlach2017-04-083-0/+76
* fpga pr ip: Core driver support for Altera Partial Reconfiguration IP.Matthew Gerlach2017-04-083-0/+226
* fpga: add config complete timeoutAlan Tull2017-04-081-0/+3
* fpga manager: Add Xilinx slave serial SPI driverAnatolij Gustschin2017-04-083-0/+206
* fpga: altera_freeze_bridge: Constify opsMoritz Fischer2017-04-081-1/+1
* fpga: bridge: Replace open-coded list_for_each + list_entryMoritz Fischer2017-03-171-11/+4
* fpga: Add support for Lattice iCE40 FPGAsJoel Holdsworth2017-03-173-0/+214
* FPGA: Add TS-7300 FPGA managerFlorian Fainelli2017-03-173-0/+164
* fpga: region: Add fpga-region property 'encrypted-fpga-config'Moritz Fischer2017-03-171-2/+6
* fpga: zynq: Add support for encrypted bitstreamsMoritz Fischer2017-03-171-3/+25
* fpga: fix sparse warnings in fpga-mgr and fpga-bridgeDinh Nguyen2017-03-172-2/+2
* fpga zynq: Use the scatterlist interfaceJason Gunthorpe2017-02-101-39/+135
* fpga: Add scatterlist based programmingJason Gunthorpe2017-02-101-30/+206
* fpga zynq: Check the bitstream for validityJason Gunthorpe2017-02-101-0/+21
* fpga zynq: Check for errors after completing DMAJason Gunthorpe2017-02-101-22/+32
* fpga: Clarify how write_init works streaming modesJason Gunthorpe2016-11-292-2/+5
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-24 21:52:08 +0100