summaryrefslogtreecommitdiffstats
path: root/drivers/fpga (follow)
Commit message (Expand)AuthorAgeFilesLines
* fpga: machxo2-spi: Address warning about unused variableMoritz Fischer2021-06-241-0/+2
* fpga: region: Rename dev to parent for parent deviceRuss Weight2021-06-151-8/+8
* fpga: bridge: Rename dev to parent for parent deviceRuss Weight2021-06-151-9/+9
* fpga: mgr: Rename dev to parent for parent deviceRuss Weight2021-06-151-10/+10
* fpga: stratix10-soc: Add missing fpga_mgr_free() callRuss Weight2021-06-151-0/+1
* fpga: altera-pr-ip: Remove function alt_pr_unregisterRuss Weight2021-06-151-10/+0
* fpga: stratix10-soc: change FPGA indirect article to anTom Rix2021-06-091-1/+1
* fpga: of-fpga-region: change FPGA indirect article to anTom Rix2021-06-091-4/+4
* fpga: region: change FPGA indirect article to anTom Rix2021-06-091-7/+7
* fpga-mgr: change FPGA indirect article to anTom Rix2021-06-091-11/+11
* fpga: bridge: change FPGA indirect article to anTom Rix2021-06-091-11/+11
* fpga: change FPGA indirect article to anTom Rix2021-06-091-2/+2
* Merge tag 'arm-drivers-5.13' of git://git.kernel.org/pub/scm/linux/kernel/git...Linus Torvalds2021-04-261-4/+4
|\
| * fpga: altera: use ARCH_INTEL_SOCFPGA also for 32-bit ARM SoCsKrzysztof Kozlowski2021-03-231-3/+3
| * arm64: socfpga: merge Agilex and N5X into ARCH_INTEL_SOCFPGAKrzysztof Kozlowski2021-03-231-1/+1
* | fpga: dfl: pci: add DID for D5005 PAC cardsRuss Weight2021-04-061-7/+11
* | fpga: dfl: afu: harden port enable logicRuss Weight2021-03-243-16/+31
* | fpga: Add support for Xilinx DFX AXI Shutdown managerNava kishore Manne2021-03-062-6/+40
* | fpga: xilinx-pr-decoupler: Simplify code by using dev_err_probe()Michal Simek2021-03-061-5/+3
* | fpga: fpga-mgr: xilinx-spi: fix error messages on -EPROBE_DEFERLuca Ceresoli2021-03-061-15/+9
|/
* Merge tag 'fpga-cleanup-for-5.12' of git://git.kernel.org/pub/scm/linux/kerne...Greg Kroah-Hartman2021-01-122-6/+4
|\
| * fpga: dfl: fme: Constify static attribute_group structsRikard Falkeborn2021-01-101-3/+3
| * fpga: Use DEFINE_SPINLOCK() for spinlockZheng Yongjun2021-01-101-3/+1
* | fpga: dfl: add support for N3000 Nios private featureXu Yilun2021-01-073-0/+601
* | fpga: dfl: move dfl bus related APIs to include/linux/dfl.hXu Yilun2021-01-072-72/+1
* | fpga: dfl: move dfl_device_id to mod_devicetable.hXu Yilun2021-01-071-12/+1
* | fpga: dfl: fix the definitions of type & feature_id for dfl devicesXu Yilun2021-01-072-9/+8
* | fpga: dfl-pci: locate DFLs by PCIe vendor specific capabilityMatthew Gerlach2021-01-071-1/+86
* | fpga: dfl: refactor cci_enumerate_feature_devs()Matthew Gerlach2021-01-071-37/+47
|/
* Merge 5.10-rc7 into char-misc-nextGreg Kroah-Hartman2020-12-071-0/+1
|\
| * fpga: Specify HAS_IOMEM dependency for FPGA_DFLDavid Gow2020-12-011-0/+1
* | fpga: fpga-mgr: altera-pr-ip: Simplify registrationMoritz Fischer2020-12-012-13/+1
* | fpga: fpga-mgr: zynqmp: Simplify registrationMoritz Fischer2020-12-011-20/+1
* | fpga: fpga-mgr: xilinx-spi: Simplify registrationMoritz Fischer2020-12-011-13/+1
* | fpga: fpga-mgr: ts73xx: Simplify registrationMoritz Fischer2020-12-011-13/+1
* | fpga: fpga-mgr: socfpga: Simplify registrationMoritz Fischer2020-12-011-13/+1
* | fpga: fpga-mgr: machxo2-spi: Simplify registrationMoritz Fischer2020-12-011-13/+1
* | fpga: fpga-mgr: ice40-spi: Simplify registrationMoritz Fischer2020-12-011-13/+1
* | fpga: fpga-mgr: dfl-fme-mgr: Simplify registrationMoritz Fischer2020-12-011-12/+1
* | fpga: fpga-mgr: altera-ps-spi: Simplify registrationMoritz Fischer2020-12-011-13/+1
* | fpga: fpga-mgr: Add devm_fpga_mgr_register() APIMoritz Fischer2020-12-011-12/+69
|/
* fpga: dfl: create a dfl bus type to support DFL devicesXu Yilun2020-09-102-8/+343
* fpga: fpga-region: Cleanup an outdated commentMoritz Fischer2020-09-051-1/+1
* fpga: dfl: map feature mmio resources in their own feature driversXu Yilun2020-08-313-77/+141
* fpga manager: xilinx-spi: provide better diagnostics on programming failureLuca Ceresoli2020-08-311-1/+15
* fpga manager: xilinx-spi: add error checking after gpiod_get_value()Luca Ceresoli2020-08-311-8/+27
* fpga manager: xilinx-spi: fix write_complete timeout handlingLuca Ceresoli2020-08-311-8/+15
* fpga manager: xilinx-spi: remove final dot from dev_err() stringsLuca Ceresoli2020-08-311-2/+2
* fpga manager: xilinx-spi: remove stray commentLuca Ceresoli2020-08-201-1/+0
* fpga: dfl: change data type of feature id to u16Xu Yilun2020-08-203-20/+21
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-23 07:17:17 +0100