summaryrefslogtreecommitdiffstats
path: root/drivers/gpio/gpio-twl4030.c (unfollow)
Commit message (Expand)AuthorFilesLines
2015-10-16clk: shmobile: mstp: Drop bogus closing parenthesis in error messageGeert Uytterhoeven1-1/+1
2015-10-16clk: shmobile: r8a7778: Make r8a7778_rates[] and r8a7778_divs[] static constGeert Uytterhoeven1-4/+4
2015-10-16clk: Use %u to format unsigned int in of_clk_src_onecell_get()Geert Uytterhoeven1-1/+1
2015-10-16clk: Make of_clk_get_parent_name() robust with #clock-cells = 1Stephen Boyd1-2/+20
2015-10-14clk: max77802: Update MODULE_AUTHOR() email addressJavier Martinez Canillas1-1/+1
2015-10-14Partially revert "clk: mvebu: Convert to clk_hw based provider APIs"Stephen Boyd1-1/+3
2015-10-12clk: tegra: delete unneeded of_node_putJulia Lawall1-3/+1
2015-10-12clk: bcm2835: Add support for programming the audio domain clocksEric Anholt1-1/+1521
2015-10-12clk: imx6: Add SPDIF_GCLK clock in clock treeShengjiu Wang6-5/+13
2015-10-09clk: qcom: create virtual child device for TSENSRajendra Nayak1-1/+18
2015-10-09clk: qcom: Move gdsc config outside COMMON_CLK_QCOM configStephen Boyd1-4/+4
2015-10-09clk: qcom: Drop calls to qcom_cc_remove()Stephen Boyd13-76/+1
2015-10-09qcom: clk: Make qcom_cc_probe() fully devm safeStephen Boyd1-11/+24
2015-10-09drivers: clk: st: Correct the pll-type for A9 for stih418Gabriel Fernandez2-0/+195
2015-10-09drivers: clk: st: PLL rate change implementation for DVFSGabriel Fernandez3-10/+216
2015-10-09drivers: clk: st: Support for enable/disable in Clockgen PLLsGabriel Fernandez1-1/+59
2015-10-09clk: qcom: Make oxili GDSC parent of oxili_cx GDSCStephen Boyd1-1/+10
2015-10-09PM / Domains: Make pm_genpd_{add,remove}_subdomain() available to modulesStephen Boyd1-0/+2
2015-10-09Add driver for the si514 clock generator chipMike Looijmans4-0/+414
2015-10-09clk: imx7d: add ADC root clockHaibo Chen2-1/+3
2015-10-02clk: samsung: exynos7: Staticize file scope symbolsStephen Boyd1-2/+2
2015-10-02serial: 8250_dw: allow lower reference frequenciesAndy Shevchenko1-4/+0
2015-10-02clk: fractional-divider: switch to rational best approximationAndy Shevchenko2-15/+27
2015-10-02clk: rockchip: save width in struct clk_fractional_dividerAndy Shevchenko1-2/+4
2015-10-02clk: fractional-divider: keep mwidth and nwidth internallyAndy Shevchenko2-3/+6
2015-10-02clk: fractional-divider: rename prate -> parent_rateAndy Shevchenko1-5/+5
2015-10-02clk: ti: dflt: fix enable_reg validity checkSuman Anna1-2/+2
2015-10-02clk: ti: fix dual-registration of uart4_ickBen Dooks1-1/+1
2015-10-02clk: ti: clk-7xx: Remove hardwired ABE clock configurationPeter Ujfalusi1-17/+1
2015-10-02clk: bcm2835: Add binding docs for the new platform clock driver.Eric Anholt2-0/+92
2015-10-02clk: bcm2835: Move under bcm/ with other Broadcom SoC clk drivers.Eric Anholt3-1/+1
2015-10-02clk: imx: use sign_extend32() and abs()Martin Kepplinger1-8/+4
2015-10-02clk: rockchip: reset init state before mmc card initializationShawn Lin1-0/+11
2015-10-02clk: shmobile: div6: Grammar s/They/Their/Geert Uytterhoeven1-1/+1
2015-10-02clk:mxs: Fix bug on frequency dividerVictorien Vedrine1-3/+9
2015-10-02clk: st: fix handling result of of_property_count_stringsAndrzej Hajda1-3/+4
2015-10-01clk: rockchip: don't use clk_ APIs in the pll init-callbackHeiko Stübner1-61/+74
2015-10-01clk: at91: add generated clock driverNicolas Ferre7-0/+361
2015-10-01clk: at91: add PMC sama5d2 supportNicolas Ferre3-0/+17
2015-10-01clk: at91: modify PMC peripheral clock to deal with newer register layoutNicolas Ferre1-6/+14
2015-10-01clk: at91: cleanup PMC header file for PCR register fieldsNicolas Ferre2-12/+10
2015-10-01clk: mediatek: Add USB clock support in MT8173 APMIXEDSYSJames Liao6-8/+161
2015-10-01clk: mediatek: Add subsystem clocks of MT8173James Liao2-3/+361
2015-10-01dt-bindings: ARM: Mediatek: Document devicetree bindings for clock controllersJames Liao5-0/+110
2015-10-01clk: mediatek: Fix rate and dependency of MT8173 clocksJames Liao1-6/+13
2015-10-01clk: mediatek: Add fixed clocks support for Mediatek SoC.James Liao2-0/+40
2015-10-01clk: mediatek: Add __initdata and __init for data and functionsJames Liao3-10/+11
2015-10-01clk: mediatek: Remove unused code from MT8173.James Liao2-4/+2
2015-10-01clk: mediatek: Removed unused dpi_ck clock from MT8173James Liao2-2/+0
2015-10-01clk: mediatek: add 13mhz clock for MT8173Joe.C2-1/+7