summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_pm.c (follow)
Commit message (Expand)AuthorAgeFilesLines
* drm/i915: Fix gen3 self-refresh watermarksDaniel Vetter2013-11-201-1/+1
* Partially revert "drm/i915: tune the RC6 threshold for stability"Daniel Vetter2013-11-161-1/+1
* drm/i915/bdw: WaSingleSubspanDispatchOnAALinesAndPointsBen Widawsky2013-11-081-0/+3
* drm/i915/bdw: conservative SBE VUE cache modeBen Widawsky2013-11-081-0/+3
* drm/i915/bdw: Limit SDE poly depth FIFO to 2Ben Widawsky2013-11-081-0/+3
* drm/i915/bdw: Sampler power bypass disableBen Widawsky2013-11-081-0/+2
* ddrm/i915/bdw: Disable centroid pixel perf optimizationBen Widawsky2013-11-081-0/+4
* drm/i915/bdw: BWGTLB clock gate disableBen Widawsky2013-11-081-0/+2
* drm/i915/bdw: Implement edp PSR workaroundsBen Widawsky2013-11-081-0/+12
* drm/i915/bdw: Create a separate BDW rps enableBen Widawsky2013-11-081-0/+75
* drm/i915/bdw: Use HSW formula for ring freq scalingBen Widawsky2013-11-081-1/+4
* drm/i915/bdw: Add Broadwell display FIFO limitsVille Syrjälä2013-11-081-9/+24
* drm/i915/bdw: Implement WaSwitchSolVfFArbitrationPriorityBen Widawsky2013-11-081-0/+6
* drm/i915/bdw: Broadwell also has the "power down well"Paulo Zanoni2013-11-081-2/+3
* drm/i915/bdw: Clock gating initBen Widawsky2013-11-081-0/+11
* Merge tag 'v3.12' into drm-intel-nextDaniel Vetter2013-11-041-1/+8
|\
| * drm/i915: disable LVDS clock gating on CPT v2Jesse Barnes2013-10-151-1/+3
| * drm/i915/hsw: Disable L3 caching of atomic memory operations.Francisco Jerez2013-10-031-0/+5
| * drm/i915: fix rps.vlv_work initializationImre Deak2013-10-011-2/+2
* | drm/i915: add back checking for i915_disable_power_wellImre Deak2013-10-311-1/+1
* | drm/i915: rename i915_init_power_well to init_power_domains_initImre Deak2013-10-291-5/+5
* | drm/i915: remove device field from struct power_wellImre Deak2013-10-271-9/+20
* | drm/i915: use power get/put instead of set for power on after initImre Deak2013-10-271-36/+1
* | drm/i915: prepare for multiple power wellsImre Deak2013-10-271-21/+34
* | drm/i915: Remove WaFbcDisableDpfcClockGating on HSWBen Widawsky2013-10-271-10/+0
* | drm/i915: Remove WaFbcDisableDpfcClockGating on IVBBen Widawsky2013-10-271-10/+0
* | drm/i915: Convert straggling MCHBAR registersBen Widawsky2013-10-271-1/+1
* | drm/i915: change power_well->lock to be mutexImre Deak2013-10-211-13/+13
* | drm/i915: factor out is_always_on_domainImre Deak2013-10-211-54/+30
* | drm/i915: Print RC6 info less oftenBen Widawsky2013-10-211-11/+43
* | drm/i915: Check 5/6 DDB split only when sprites are enabledVille Syrjälä2013-10-151-1/+2
* | drm/i915: Rename ilk_check_wm to ilk_validate_wm_levelVille Syrjälä2013-10-151-5/+5
* | drm/i915: Rename ilk_wm_max to ilk_compute_wm_maximumsVille Syrjälä2013-10-151-8/+8
* | drm/i915: Remove a somewhat silly debug print from watermark codeVille Syrjälä2013-10-151-2/+0
* | drm/i915: Init HSW watermark tracking in intel_modeset_setup_hw_state()Ville Syrjälä2013-10-151-26/+76
* | drm/i915: Improve watermark dirtyness checksVille Syrjälä2013-10-151-18/+80
* | drm/i915: Store current watermark state in dev_priv->wmVille Syrjälä2013-10-151-31/+15
* | drm/i915: Kill fbc_wm_enabled from intel_wm_configVille Syrjälä2013-10-151-1/+0
* | drm/i915: Refactor wm_lp to level calculationVille Syrjälä2013-10-151-1/+7
* | drm/i915: Check 5/6 DDB split only when sprites are enabledVille Syrjälä2013-10-151-1/+1
* | drm/i915: Move some computations out from hsw_compute_wm_parameters()Ville Syrjälä2013-10-151-19/+14
* | drm/i915: Use intel_pipe_wm in hsw_find_best_resultsVille Syrjälä2013-10-151-21/+21
* | drm/i915: Move LP1+ watermark merging out from hsw_compute_wm_results()Ville Syrjälä2013-10-151-9/+10
* | drm/i915: Don't re-compute pipe watermarks except for the affected pipeVille Syrjälä2013-10-151-39/+28
* | drm/i915: Add intel_pipe_wm and prepare for watermark pre-computeVille Syrjälä2013-10-151-76/+116
* | drm/i915: Avoid tweaking RPS before it is enabledChris Wilson2013-10-101-10/+16
* | drm/i915: Rename primary_disabled to primary_enabledVille Syrjälä2013-10-101-1/+1
* | drm/i915: Use the real cpu max frequency for ring scalingBen Widawsky2013-10-101-6/+11
* | drm/i915: Rename intel_flush_display_plane to intel_flush_primary_planeVille Syrjälä2013-10-101-1/+1
* | Merge remote-tracking branch 'airlied/drm-next' into drm-intel-nextDaniel Vetter2013-10-101-1/+1
|\ \