summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/msm/dsi (follow)
Commit message (Expand)AuthorAgeFilesLines
* Merge tag 'drm-misc-next-2017-04-07' of git://anongit.freedesktop.org/git/drm...Dave Airlie2017-04-101-1/+1
|\
| * drm: convert drivers to use of_graph_get_remote_nodeRob Herring2017-04-061-1/+1
* | Backmerge tag 'v4.11-rc6' into drm-nextDave Airlie2017-04-101-1/+1
|\ \ | |/ |/|
| * drm/msm/dsi: Fix bug in dsi_mgr_phy_enableArchit Taneja2017-04-031-1/+1
* | Merge airlied/drm-next into drm-misc-nextDaniel Vetter2017-02-2616-215/+2071
|\|
| * drm/msm/dsi: Add PHY/PLL for 8x96Archit Taneja2017-02-067-0/+1310
| * drm/msm/dsi: Add new method to calculate 14nm PHY timingsHai Li2017-02-062-1/+127
| * drm/msm/dsi: Move PHY operations out of hostHai Li2017-02-068-125/+172
| * drm/msm/dsi: Reset both PHYs before clock operation for dual DSIArchit Taneja2017-02-063-15/+43
| * drm/msm/dsi: Pass down use case to PHYHai Li2017-02-064-30/+51
| * drm/msm/dsi: Return more timings from PHY to hostHai Li2017-02-065-27/+41
| * drm/msm/dsi: Add a PHY op that initializes version specific stuffArchit Taneja2017-02-065-9/+30
| * drm/msm/dsi: Add 8x96 info in dsi_cfgArchit Taneja2017-02-062-0/+26
| * drm/msm/dsi: Don't error if a DSI host doesn't have a device connectedArchit Taneja2017-02-061-5/+5
| * drm/msm: Set encoder's mode of operation using a kms funcArchit Taneja2017-02-063-0/+40
| * drm/msm: Construct only one encoder for DSIArchit Taneja2017-02-063-29/+11
| * drm/msm/dsi: Set msm_dsi->encoders before initializing bridgeArchit Taneja2017-02-061-5/+3
| * drm/msm/dsi: Update generated headersArchit Taneja2017-02-061-13/+256
* | drm/msm/dsi: fix error return code in msm_dsi_host_init()Wei Yongjun2017-02-141-0/+1
|/
* drm: bridge: Link encoder and bridge in core codeLaurent Pinchart2016-12-181-6/+11
* Merge branch 'msm-next' of git://people.freedesktop.org/~robclark/linux into ...Dave Airlie2016-12-014-5/+5
|\
| * drm/msm: update generated headersRob Clark2016-11-283-3/+3
| * drm/msm: convert iova to 64bRob Clark2016-11-281-2/+2
* | drm/msm: Set CLK_IGNORE_UNUSED flag for PLL clocksArchit Taneja2016-11-022-0/+2
* | drm/msm/dsi: Queue HPD helper work in attach/detach callbacksArchit Taneja2016-11-021-2/+12
|/
* drm/msm/dsi: Fix return value check in msm_dsi_host_set_display_mode()Wei Yongjun2016-07-161-2/+2
* drm/msm: change gem->vmap() to get/putRob Clark2016-07-161-1/+4
* drm/msm/dsi: Don't get DSI index from DTArchit Taneja2016-07-168-12/+75
* drm/msm/dsi: Use a standard DT binding for data lanesArchit Taneja2016-07-161-3/+14
* drm/msm/dsi: Use generic PHY bindingsArchit Taneja2016-07-161-1/+1
* drm/msm/dsi: Modify port parsingArchit Taneja2016-07-161-5/+5
* drm/msm: Centralize connector registration/unregistrationArchit Taneja2016-05-081-18/+9
* drm/msm/dsi: Fix regulator API abuseArchit Taneja2016-05-087-49/+22
* drm/msm: update generated headersRob Clark2016-03-033-6/+9
* drm/msm/dsi: fix definition of msm_dsi_pll_28nm_8960_init()Luis Henriques2016-03-031-2/+2
* drm/msm/dsi: Parse DSI lanes via DTArchit Taneja2016-03-031-20/+96
* drm/msm/dsi: Drop VDD regulator for MSM8916Archit Taneja2016-03-021-2/+1
* drm/msm/dsi: Remove incorrect warning on host attachArchit Taneja2016-03-021-2/+0
* drm/msm/dsi: Added missing mutex_unlocksaurabh2015-12-141-1/+1
* drm/msm/dsi: Enable MMSS SPFB port via sysconArchit Taneja2015-12-141-0/+33
* drm/msm/dsi: Don't use iommu for command TX buffer for DSIv2Archit Taneja2015-12-143-41/+79
* drm/msm/dsi: Add dsi_cfg for APQ8064Archit Taneja2015-12-142-3/+18
* drm/msm/dsi: Set up link clocks for DSIv2Archit Taneja2015-12-141-5/+186
* drm/msm/dsi: Parse bus clocks from a listArchit Taneja2015-12-144-73/+53
* drm/msm/dsi: Delay dsi_clk_initArchit Taneja2015-12-141-10/+22
* drm/msm/dsi: Use a better way to figure out DSI versionArchit Taneja2015-12-141-6/+18
* drm/msm/dsi: Add DSI PLL for 28nm 8960 PHYArchit Taneja2015-12-143-0/+546
* drm/msm/dsi: Add support for 28nm PHY on 8960Archit Taneja2015-12-144-0/+201
* drm/msm/dsi: Don't get byte/pixel source clocks from DTArchit Taneja2015-12-141-9/+6
* drm/msm/dsi: Updata LNn_CFG4 register settings for 28nm PHYHai Li2015-10-221-4/+2
generated by cgit v1.2.3 (git 2.39.1) at 2025-01-12 19:22:47 +0100