summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/tegra/hdmi.c (follow)
Commit message (Expand)AuthorAgeFilesLines
* Merge tag 'drm/tegra/for-4.8-rc1' of git://anongit.freedesktop.org/tegra/linu...Dave Airlie2016-07-161-115/+392
|\
| * drm/tegra: hdmi: Implement runtime PMThierry Reding2016-07-041-47/+88
| * drm/tegra: hdmi: Enable audio over HDMIThierry Reding2016-07-041-104/+340
* | drm: tegra: Rely on the default ->best_encoder() behaviorBoris Brezillon2016-06-101-1/+0
|/
* drm: Pass 'name' to drm_encoder_init()Ville Syrjälä2015-12-111-1/+1
* drm/tegra: hdmi: Restore DPMSThierry Reding2015-08-131-45/+29
* drm/tegra: dc: Rename BASE_COLOR_SIZE* fieldsThierry Reding2015-08-131-1/+1
* drm/tegra: dc: Rename register for consistencyThierry Reding2015-08-131-1/+1
* drm/tegra: hdmi: Name register fields consistentlyThierry Reding2015-04-021-1/+1
* drm/tegra: hdmi: Resets are synchronousThierry Reding2015-04-021-1/+1
* drm/tegra: hdmi: Explicitly set clock rateThierry Reding2015-02-191-0/+8
* drm/tegra: dc: Unify enabling the display controllerThierry Reding2015-01-271-10/+0
* drm/tegra: Remove unused ->mode_fixup() callbacksThierry Reding2015-01-271-27/+0
* drm/tegra: hdmi: Implement ->atomic_check()Thierry Reding2015-01-271-0/+22
* drm/tegra: Atomic conversion, phase 2Thierry Reding2015-01-271-0/+2
* drm/tegra: Atomic conversion, phase 1Thierry Reding2015-01-271-0/+2
* drm/tegra: Output cleanup functions cannot failThierry Reding2015-01-271-5/+1
* drm/tegra: Remove remnants of the output midlayerThierry Reding2015-01-271-3/+6
* drm/tegra: debugfs cleanup cannot failThierry Reding2015-01-271-10/+3
* drm/tegra: hdmi: DemidlayerThierry Reding2015-01-271-133/+147
* drm/tegra: Stop CRTC at CRTC disable timeThierry Reding2015-01-271-4/+0
* drm/tegra: Use tegra_commit_dc() in output driversThierry Reding2015-01-271-4/+2
* drm/tegra: hdmi: Registers are 32-bitThierry Reding2015-01-271-18/+18
* drm/tegra: add MODULE_DEVICE_TABLEsStephen Warren2014-08-041-0/+1
* drm/tegra: Remove host1x drm_bus implementationThierry Reding2014-06-051-3/+3
* drm/tegra: hdmi - Add Tegra124 supportThierry Reding2014-06-051-0/+88
* drm/tegra: dc - Compute shift clock divider in output driversThierry Reding2014-06-051-12/+7
* drm/tegra: hdmi - Fix disable sequenceThierry Reding2014-06-051-0/+8
* drm/tegra: hdmi - Disable LVDS modeThierry Reding2014-06-051-1/+5
* drm/tegra: hdmi - Use proper power-up sequenceThierry Reding2014-06-051-0/+11
* drm/tegra: hdmi - Clean up clock usageThierry Reding2014-06-051-14/+6
* drm/tegra: hdmi - Reverse regulator enable orderingThierry Reding2014-06-051-12/+12
* drm/tegra: hdmi - Remove duplicate codeThierry Reding2014-06-051-10/+0
* drm/tegra: hdmi - Add connector supply supportThierry Reding2014-06-051-9/+23
* drm/tegra: Don't check resource with devm_ioremap_resource()Wolfram Sang2014-01-141-3/+0
* drm/tegra: Relocate some output-specific codeThierry Reding2013-12-201-10/+35
* drm/tegra: Track HDMI enable stateThierry Reding2013-12-191-0/+11
* drm/tegra: Fix HDMI audio frequency typoThierry Reding2013-12-191-1/+1
* gpu: host1x: clk_round_rate() can return a zero upon errorPaul Walmsley2013-12-191-1/+1
* drm/tegra: use reset frameworkStephen Warren2013-12-121-4/+11
* drm/tegra: hdmi: Enable VDD earlier for hotplug/DDCMikko Perttunen2013-10-311-7/+9
* drm/tegra: hdmi: Fix build warningsThierry Reding2013-10-311-2/+2
* drm/tegra: hdmi: Detect DVI-only displaysMikko Perttunen2013-10-311-0/+14
* drm/tegra: Add Tegra114 HDMI supportMikko Perttunen2013-10-311-0/+98
* drm/tegra: hdmi: Parameterize based on compatible propertyThierry Reding2013-10-311-29/+53
* drm/tegra: hdmi: Rename tegra{2,3} to tegra{20,30}Thierry Reding2013-10-311-6/+6
* drm/tegra: Allocate resources at probe timeThierry Reding2013-10-311-1/+7
* drm/tegra: Move driver to DRM treeThierry Reding2013-10-311-0/+1295
* drm/tegra: Move drm to live under host1xTerje Bergstrom2013-04-221-1312/+0
* Merge branch 'drm-next' of git://people.freedesktop.org/~airlied/linuxLinus Torvalds2013-02-261-117/+109
|\
generated by cgit v1.2.3 (git 2.39.1) at 2025-01-03 12:42:48 +0100