summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/tegra (follow)
Commit message (Expand)AuthorAgeFilesLines
* drm/tegra: Don't use vblank_disable_immediate on incapable driver.Mario Kleiner2015-05-081-1/+0
* dma-buf: cleanup dma_buf_export() to make it easily extensibleSumit Semwal2015-04-211-2/+8
* Merge tag 'drm/tegra/for-4.1-rc1' of git://anongit.freedesktop.org/tegra/linu...Dave Airlie2015-04-087-66/+270
|\
| * drm/tegra: sor: Reset during initializationTomeu Vizoso2015-04-021-0/+18
| * drm/tegra: hdmi: Name register fields consistentlyThierry Reding2015-04-022-2/+2
| * drm/tegra: hdmi: Resets are synchronousThierry Reding2015-04-021-1/+1
| * drm/tegra: dc: Document tegra_dc_state_setup_clock()Thierry Reding2015-04-021-0/+12
| * drm/tegra: dc: Remove unused callbacksThierry Reding2015-04-021-2/+0
| * drm/tegra: dc: Remove unused functionThierry Reding2015-04-022-22/+0
| * drm/tegra: dc: Use base atomic state helpersThierry Reding2015-04-021-13/+18
| * drm/tegra: dc: Implement hardware VBLANK counterThierry Reding2015-04-024-13/+35
| * drm/tegra: sor: Dump registers via debugfsThierry Reding2015-04-021-6/+165
| * drm/tegra: sor: Registers are 32-bitThierry Reding2015-04-021-7/+6
| * drm/tegra: Provide debugfs file for the IOVA spaceThierry Reding2015-04-021-0/+10
| * drm/tegra: dc: Check for valid parent clockThierry Reding2015-04-021-0/+3
* | Merge tag 'v4.0-rc3' into drm-nextDave Airlie2015-03-092-39/+48
|\|
| * drm/tegra: dc: Move more code into ->init()Thierry Reding2015-02-191-38/+36
| * drm/tegra: dc: Wire up CRTC parent of atomic stateThierry Reding2015-02-191-1/+3
| * drm/tegra: dc: Reset state's active_changed fieldThierry Reding2015-02-191-0/+1
| * drm/tegra: hdmi: Explicitly set clock rateThierry Reding2015-02-191-0/+8
* | drm: Pass in new and old plane state to prepare_fb and cleanup_fbTvrtko Ursulin2015-03-051-2/+4
* | drm/atomic-helper: Rename commmit_post/pre_planesDaniel Vetter2015-02-241-2/+2
|/
* drm/tegra: Use correct relocation target offsetsDavid Ung2015-01-271-1/+1
* drm/tegra: Add minimal power managementThierry Reding2015-01-271-0/+25
* drm/tegra: dc: Unify enabling the display controllerThierry Reding2015-01-275-52/+16
* drm/tegra: Track tiling and format in plane stateThierry Reding2015-01-272-30/+101
* drm/tegra: Track active planes in CRTC stateThierry Reding2015-01-271-28/+44
* drm/tegra: Remove unused ->mode_fixup() callbacksThierry Reding2015-01-274-179/+0
* drm/tegra: Atomic conversion, phase 3, step 3Thierry Reding2015-01-273-119/+100
* drm/tegra: Atomic conversion, phase 3, step 2Thierry Reding2015-01-271-1/+1
* drm/tegra: dc: Use atomic clock state in modesetThierry Reding2015-01-271-0/+37
* drm/tegra: sor: Implement ->atomic_check()Thierry Reding2015-01-271-0/+22
* drm/tegra: hdmi: Implement ->atomic_check()Thierry Reding2015-01-271-0/+22
* drm/tegra: dsi: Implement ->atomic_check()Thierry Reding2015-01-271-73/+196
* drm/tegra: rgb: Implement ->atomic_check()Thierry Reding2015-01-271-0/+42
* drm/tegra: dc: Store clock setup in atomic stateThierry Reding2015-01-272-3/+72
* drm/tegra: Atomic conversion, phase 3, step 1Thierry Reding2015-01-272-6/+10
* drm/tegra: Atomic conversion, phase 2Thierry Reding2015-01-276-0/+22
* drm/tegra: Atomic conversion, phase 1Thierry Reding2015-01-277-185/+223
* drm/tegra: dc: Do not needlessly deassert resetThierry Reding2015-01-271-4/+0
* drm/tegra: Output cleanup functions cannot failThierry Reding2015-01-276-32/+13
* drm/tegra: Remove remnants of the output midlayerThierry Reding2015-01-277-212/+32
* drm/tegra: debugfs cleanup cannot failThierry Reding2015-01-273-27/+9
* drm/tegra: sor: DemidlayerThierry Reding2015-01-273-368/+410
* drm/tegra: dsi: DemidlayerThierry Reding2015-01-273-169/+195
* drm/tegra: hdmi: DemidlayerThierry Reding2015-01-273-139/+147
* drm/tegra: rgb: DemidlayerThierry Reding2015-01-274-112/+161
* drm/tegra: Add tegra_dc_setup_clock() helperThierry Reding2015-01-272-0/+22
* drm/tegra: output: Make ->setup_clock() optionalThierry Reding2015-01-272-11/+9
* drm/tegra: Convert output midlayer to helpersThierry Reding2015-01-272-12/+21
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-21 15:25:48 +0100