summaryrefslogtreecommitdiffstats
path: root/drivers/gpu (follow)
Commit message (Expand)AuthorAgeFilesLines
* drm/i915: introduce i915_error_state_buf_initMika Kuoppala2013-07-012-20/+37
* drm/i915: export error state ref handlingMika Kuoppala2013-07-012-9/+25
* drm/i915: export error state to string conversionMika Kuoppala2013-07-012-16/+15
* drm/i915: flip on a no fb -> fb transition if crtc is active v3Jesse Barnes2013-07-011-2/+10
* drm/i915: turn off panel fitting at flip time if needed v2Jesse Barnes2013-07-011-0/+14
* drm/i915: copy fetched mode state into crtc at setup_hw time v5Jesse Barnes2013-07-011-0/+37
* drm/i915: get mode clock when reading the pipe config v9Jesse Barnes2013-07-013-11/+123
* drm/i915: add fastboot param for fast & loose mode settingJesse Barnes2013-07-012-0/+6
* drm/i915: pixel multiplier readout support for pch portsDaniel Vetter2013-07-012-9/+6
* drm/i915: Move gtt_mtrr to i915_gttBen Widawsky2013-07-012-6/+6
* drm/i915: Move fbc members out of lineBen Widawsky2013-07-016-67/+69
* drm/i915: Use gtt shortform where possibleBen Widawsky2013-07-011-21/+15
* drm/i915: Drop dev from pte_encodeBen Widawsky2013-07-012-17/+10
* drm/i915: Combine scratch members into a structBen Widawsky2013-07-012-11/+12
* drm/i915: Really share scratch pageBen Widawsky2013-07-012-3/+2
* drm/i915: make PDE|PTE platform specificBen Widawsky2013-07-012-5/+6
* drm/i915: Extract error buffer captureBen Widawsky2013-07-011-31/+38
* drm/i915: Remove extra error state NULLBen Widawsky2013-07-011-6/+0
* drm/i915: Mask out hardware status bits from VLV DPLL registerVille Syrjälä2013-07-011-0/+5
* drm/i915: s/pre_pll/pre/ on the lvds port enable functionDaniel Vetter2013-07-012-12/+5
* drm/i915: move i9xx dpll enabling into crtc enable functionDaniel Vetter2013-07-011-64/+36
* drm/i915: hw state readout for i9xx dpllsDaniel Vetter2013-07-012-0/+21
* drm/i915: move encoder pre enable hooks togther on ilk+Daniel Vetter2013-07-011-5/+4
* drm/i915: asserts for lvds pre_enableDaniel Vetter2013-07-013-18/+41
* drm/i915: duplicate intel_enable_pll into i9xx and vlv versionsDaniel Vetter2013-07-011-17/+34
* drm/i915: use sw tracked state to select shared dpllsDaniel Vetter2013-07-011-4/+4
* drm/i915: consolidate pch pll enable sequenceDaniel Vetter2013-07-012-48/+29
* drm/i915: Bail out once we've found the context objectDamien Lespiau2013-07-011-0/+1
* drm/i915: Fix a couple of "should it be static?" sparse warningsDamien Lespiau2013-07-011-2/+3
* drm/i915: Fix a few style issues found by checkpatch.plDamien Lespiau2013-07-011-5/+4
* drm/i915: Use seq_puts/seq_putc when possibleDamien Lespiau2013-07-011-55/+55
* drm/i915: Fix reason for per-chip disabling of FBCDamien Lespiau2013-07-013-8/+10
* drm/i915: Make intel_enable_fbc() staticDamien Lespiau2013-07-012-2/+1
* drm/i915: invert the verbosity of intel_enable_fbcPaulo Zanoni2013-07-011-2/+1
* drm/i915: Break up the large vsnprintf() in print_error_buffers()Chris Wilson2013-07-011-30/+79
* drm/i915: Refactor the wait_rendering completion into a common routineChris Wilson2013-07-011-25/+23
* drm/i915: Only clear write-domains after a successful wait-seqnoChris Wilson2013-07-011-1/+2
* drm/i915: correct intel_dp_get_config() function for DevCPTXiong Zhang2013-07-012-11/+27
* drm/i915: fix hpd interrupt register lockingDaniel Vetter2013-07-011-5/+10
* drm/i915: fold the no-irq check into intel_hpd_irq_handlerDaniel Vetter2013-07-011-16/+17
* drm/i915: fold the queue_work into intel_hpd_irq_handlerDaniel Vetter2013-07-011-8/+3
* drm/i915: fold the hpd_irq_setup call into intel_hpd_irq_handlerDaniel Vetter2013-07-011-18/+11
* drm/i915: s/hotplug_irq_storm_detect/intel_hpd_irq_handler/Daniel Vetter2013-07-011-8/+8
* drm/i915: close tiny race in the ilk pcu even interrupt setupDaniel Vetter2013-07-011-6/+5
* drm/i915: fix locking around ironlake_enable|disable_display_irqDaniel Vetter2013-07-011-3/+24
* drm/i915: Fix context sizes on HSWBen Widawsky2013-07-012-9/+8
* drm/i915: Fix VLV sprite register offsetsVille Syrjälä2013-07-011-25/+25
* Revert "drm/i915: Don't use the HDMI port color range bit on Valleyview"Ville Syrjälä2013-07-011-1/+1
* drm/i915: s/LFP/LPF in DPIO PLL register namesVille Syrjälä2013-07-013-9/+9
* drm/i915: Fix VLV PLL LPF coefficients for DACVille Syrjälä2013-07-011-0/+1
generated by cgit v1.2.3 (git 2.39.1) at 2025-01-08 06:22:34 +0100