Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | irqchip: Add Aspeed SCU interrupt controller | Eddie James | 2020-01-20 | 1 | -0/+239 |
The Aspeed SOCs provide some interrupts through the System Control Unit registers. Add an interrupt controller that provides these interrupts to the system. Signed-off-by: Eddie James <eajames@linux.ibm.com> Signed-off-by: Marc Zyngier <maz@kernel.org> Reviewed-by: Andrew Jeffery <andrew@aj.id.au> Link: https://lore.kernel.org/r/1579123790-6894-3-git-send-email-eajames@linux.ibm.com |