| Commit message (Expand) | Author | Age | Files | Lines |
* | Merge tag 'armsoc-soc' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/a... | Linus Torvalds | 2017-11-16 | 1 | -77/+2 |
|\ |
|
| * | Merge tag 'arm-soc/for-4.15/soc' of http://github.com/Broadcom/stblinux into ... | Arnd Bergmann | 2017-10-19 | 1 | -77/+2 |
| |\ |
|
| | * | irqchip: bcm2836: Move SMP startup code to arch/arm (v2) | Stefan Wahren | 2017-09-25 | 1 | -77/+2 |
* | | | Merge tag 'kvm-4.15-1' of git://git.kernel.org/pub/scm/virt/kvm/kvm | Linus Torvalds | 2017-11-16 | 2 | -4/+10 |
|\ \ \ |
|
| * | | | KVM: arm/arm64: Check that system supports split eoi/deactivate | Christoffer Dall | 2017-11-06 | 2 | -4/+10 |
| |/ / |
|
* | | | Merge tag 'pci-v4.15-changes' of git://git.kernel.org/pub/scm/linux/kernel/gi... | Linus Torvalds | 2017-11-16 | 1 | -0/+1 |
|\ \ \ |
|
| * | | | irqchip/ls-scfg-msi: Add LS1012a MSI support | Hou Zhiqiang | 2017-10-11 | 1 | -0/+1 |
| |/ / |
|
* | | | Merge branch 'irq-core-for-linus' of git://git.kernel.org/pub/scm/linux/kerne... | Linus Torvalds | 2017-11-14 | 15 | -322/+1489 |
|\ \ \ |
|
| * \ \ | Merge tag 'irqchip-4.15-3' of git://git.kernel.org/pub/scm/linux/kernel/git/m... | Thomas Gleixner | 2017-11-09 | 6 | -54/+396 |
| |\ \ \ |
|
| | * | | | irqchip: mips-gic: Print warning if inherited GIC base is used | Matt Redfearn | 2017-11-09 | 1 | -0/+2 |
| | * | | | irqchip/mips-gic: Add pr_fmt and reword pr_* messages | Matt Redfearn | 2017-11-09 | 1 | -4/+7 |
| | * | | | irqchip/stm32: Move the wakeup on interrupt mask | Ludovic Barre | 2017-11-07 | 1 | -5/+5 |
| | * | | | irqchip/stm32: Fix initial values | Ludovic Barre | 2017-11-07 | 1 | -0/+9 |
| | * | | | irqchip/stm32: Add stm32h7 support | Ludovic Barre | 2017-11-07 | 1 | -0/+42 |
| | * | | | irqchip/stm32: Add multi-bank management | Ludovic Barre | 2017-11-07 | 1 | -46/+103 |
| | * | | | irqchip/stm32: Select GENERIC_IRQ_CHIP | Ludovic Barre | 2017-11-07 | 1 | -0/+1 |
| | * | | | irqchip/exiu: Add support for Socionext Synquacer EXIU controller | Ard Biesheuvel | 2017-11-07 | 2 | -0/+228 |
| | * | | | irqchip/gic-v3-its: Fix VPE activate callback return value | Marc Zyngier | 2017-11-07 | 1 | -1/+1 |
| * | | | | Merge tag 'irqchip-4.15-2' of git://git.kernel.org/pub/scm/linux/kernel/git/m... | Thomas Gleixner | 2017-11-02 | 4 | -114/+204 |
| |\| | | |
|
| | * | | | irqchip: mips-gic: Make IPI bitmaps static | Paul Burton | 2017-11-02 | 1 | -2/+2 |
| | * | | | irqchip: mips-gic: Share register writes in gic_set_type() | Paul Burton | 2017-11-02 | 1 | -23/+23 |
| | * | | | irqchip: mips-gic: Remove gic_vpes variable | Paul Burton | 2017-11-02 | 1 | -5/+0 |
| | * | | | irqchip: mips-gic: Use num_possible_cpus() to reserve IPIs | Paul Burton | 2017-11-02 | 1 | -5/+7 |
| | * | | | irqchip: mips-gic: Configure EIC when CPUs come online | Paul Burton | 2017-11-02 | 1 | -7/+5 |
| | * | | | irqchip: mips-gic: Mask local interrupts when CPUs come online | Paul Burton | 2017-11-02 | 1 | -10/+4 |
| | * | | | irqchip: mips-gic: Use irq_cpu_online to (un)mask all-VP(E) IRQs | Paul Burton | 2017-11-02 | 1 | -16/+56 |
| | * | | | irqchip: mips-gic: Inline gic_local_irq_domain_map() | Paul Burton | 2017-11-02 | 1 | -36/+22 |
| | * | | | irqchip/meson-gpio: add support for Meson8 SoCs | Martin Blumenstingl | 2017-11-02 | 1 | -0/+5 |
| | * | | | irqchip/gic: Deal with broken firmware exposing only 4kB of GICv2 CPU interface | Marc Zyngier | 2017-11-02 | 1 | -9/+62 |
| | * | | | irqchip/gic-v3-its: Setup VLPI properties at map time | Marc Zyngier | 2017-11-02 | 1 | -2/+16 |
| | * | | | Merge tag 'v4.14-rc3' into irq/irqchip-4.15 | Marc Zyngier | 2017-11-02 | 1 | -5/+8 |
| | |\| | |
|
| * | | | | irqchip/meson: Disable COMPILE_TEST | Thomas Gleixner | 2017-10-20 | 1 | -1/+1 |
| |/ / / |
|
| * | | | irqchip/aspeed-i2c-ic: Fix return value check in aspeed_i2c_ic_of_init() | Wei Yongjun | 2017-10-19 | 1 | -2/+2 |
| * | | | irqchip/meson: Add support for gpio interrupt controller | Jerome Brunet | 2017-10-19 | 3 | -0/+423 |
| * | | | irqchip/gic-v3-its: Update effective affinity on VPE mapping | Marc Zyngier | 2017-10-19 | 1 | -0/+6 |
| * | | | irqchip/gic-v3-its: Only send VINVALL to a single ITS | Marc Zyngier | 2017-10-19 | 1 | -0/+5 |
| * | | | irqchip/gic-v3-its: Limit scope of VPE mapping to be per ITS | Marc Zyngier | 2017-10-19 | 1 | -0/+75 |
| * | | | irqchip/gic-v3-its: Make its_send_vmapp operate on a single ITS | Marc Zyngier | 2017-10-19 | 1 | -11/+12 |
| * | | | irqchip/gic-v3-its: Make its_send_vinvall operate on a single ITS | Marc Zyngier | 2017-10-19 | 1 | -10/+24 |
| * | | | irqchip/gic-v3-its: Make GICv4_ITS_LIST_MAX globally available | Marc Zyngier | 2017-10-19 | 1 | -8/+2 |
| * | | | irqchip/gic-v3-its: Track per-ITS list number | Marc Zyngier | 2017-10-19 | 1 | -0/+3 |
| * | | | irqchip/gic-v3-its: Workaround HiSilicon Hip07 redistributor addressing | Marc Zyngier | 2017-10-19 | 1 | -2/+28 |
| * | | | irqchip/gic-v3-its: Pass its_node pointer to each command builder | Marc Zyngier | 2017-10-19 | 1 | -20/+38 |
| * | | | irqchip/gic-v3-its: Add post-mortem info on command timeout | Marc Zyngier | 2017-10-19 | 1 | -6/+10 |
| * | | | irqchip/gic-v3: Add workaround for Synquacer pre-ITS | Ard Biesheuvel | 2017-10-19 | 1 | -2/+70 |
| * | | | irqchip/gic: Make quirks matching conditional on init return value | Ard Biesheuvel | 2017-10-19 | 3 | -6/+13 |
| * | | | irqchip/gic-v3: Probe device ID space before quirks handling | Ard Biesheuvel | 2017-10-19 | 1 | -12/+6 |
| * | | | irqchip/gic-v3: Add support for Range Selector (RS) feature | Shanker Donthineni | 2017-10-19 | 1 | -9/+41 |
| * | | | irqchip/brcmstb-l2: Add support for the BCM7271 L2 controller | Doug Berger | 2017-10-19 | 1 | -22/+64 |
| * | | | irqchip/brcmstb-l2: Abstract register accesses | Doug Berger | 2017-10-19 | 1 | -9/+20 |