summaryrefslogtreecommitdiffstats
path: root/drivers/net/wireless/realtek (follow)
Commit message (Expand)AuthorAgeFilesLines
...
* rtl8xxxu: byteswap the entire RX descriptor for 24 byte RX descriptorsJes Sorensen2016-04-151-6/+13
* rtl8xxxu: Use has_s0s1 for REG_S0S1 issues onlyJes Sorensen2016-04-151-3/+4
* rtl8xxxu: Implment rtl8192e_set_tx_power()Jes Sorensen2016-04-151-1/+77
* rtl8xxxu: Do not try to set REG_LEDCFG2 on 8192euJes Sorensen2016-04-151-3/+5
* rtl8xxxu: Do not init FPGA0_TX_INFO on 8192euJes Sorensen2016-04-151-1/+1
* rtl8xxxu: Do not set REG_PBP on 8192euJes Sorensen2016-04-151-1/+2
* rtl8xxxu: Reorder chip quirks to follow flow of 8192eu driverJes Sorensen2016-04-151-21/+21
* rtl8xxxu: Implement generic init_queue_reserved_page() functionJes Sorensen2016-04-153-15/+71
* rtl8xxxu: Reorg more code to match the flow of the 8192eu vendor driverJes Sorensen2016-04-151-53/+56
* rtl8xxxu: Reorder parts of init code to match the 8192eu vendor code flowJes Sorensen2016-04-151-15/+20
* rtl8xxxu: Adjust AFE crystal value on 8192euJes Sorensen2016-04-142-0/+43
* rtl8xxxu: Implement IQK calibration for 8192euJes Sorensen2016-04-142-1/+608
* rtl8xxxu: Use proper register name for REG_PAD_CTRL1Jes Sorensen2016-04-141-2/+2
* rtl8xxxu: Implement 8192eu device specific quirksJes Sorensen2016-04-142-0/+15
* rtl8xxxu: Fix LDPC RX hang issue on 8192euJes Sorensen2016-04-141-0/+10
* rtl8xxxu: Set REG_USB_HRPWM for 8192euJes Sorensen2016-04-142-0/+3
* rtl8xxxu: Set correct interrupt masking registers on 8192euJes Sorensen2016-04-141-10/+10
* rtl8xxxu: Handle XTAL value setting on 8192euJes Sorensen2016-04-141-1/+4
* rtl8xxxu: Provide special handling when writing RF regs on 8192euJes Sorensen2016-04-141-1/+13
* rtl8xxxu: Handle BB init for 8192euJes Sorensen2016-04-141-0/+5
* rtl8xxxu: Correctly parse 8192eu efuseJes Sorensen2016-04-142-22/+56
* rtl8xxxu: Pick PHY init table based on chip version firstJes Sorensen2016-04-141-7/+6
* rtl8xxxu: Add 8192eu PHY init tableJes Sorensen2016-04-141-0/+140
* rtl8xxxu: Add 8192eu AGC tablesJes Sorensen2016-04-141-1/+146
* rtl8xxxu: Add radio init tables for 8192euJes Sorensen2016-04-141-0/+154
* rtl8xxxu: Set TX page boundaries for 8192euJes Sorensen2016-04-142-1/+7
* rtl8xxxu: Do not mess with AFE_XTAL_CTRL on 8192euJes Sorensen2016-04-141-1/+1
* rtl8xxxu: Add MAC init table for 8192euJes Sorensen2016-04-142-6/+40
* cfg80211: remove enum ieee80211_bandJohannes Berg2016-04-126-52/+52
* rtl8xxxu: Do not set LDOA15 / LDOV12 on 8192euJes Sorensen2016-04-071-1/+1
* rtl8xxxu: Use correct H2C calls for 8192euJes Sorensen2016-04-071-2/+2
* rtl8xxxu: Identify 8192eu rev A/B parts correctlyJes Sorensen2016-04-071-1/+1
* rtl8xxxu: Use enums for chip version numbersJes Sorensen2016-04-072-43/+67
* rtl8xxxu: Update some register definitionsJes Sorensen2016-04-071-7/+24
* rtl8xxxu: 8192eu uses txdesc40Jes Sorensen2016-04-071-1/+1
* rtl8xxxu: TXDESC_SHORT_GI is txdesc32 onlyJes Sorensen2016-04-072-2/+2
* rtl8xxxu: Correct txdesc40 gid definitionJes Sorensen2016-04-071-1/+1
* rtl8xxxu: Rename TX descriptor bits to map them to 32/40 byte descriptorsJes Sorensen2016-04-072-78/+71
* rtl8xxxu: Change name of struct tx_desc to be more decriptiveJes Sorensen2016-04-072-12/+12
* rtl818x_pci: Disable pci device in error handling codeJia-Ju Bai2016-04-071-1/+3
* rtlwifi: use to_delayed_work()Geliang Tang2016-04-071-1/+1
* rtlwifi: btcoexist: Convert BTC_PRINTK to btc_<foo>_dbgJoe Perches2016-04-067-1985/+1851
* rtlwifi: rtl8821ae: Fix Smatch warningsLarry Finger2016-04-062-6/+6
* rtlwifi: rtl8723be: Fix Smatch warningsLarry Finger2016-04-062-8/+6
* rtlwifi: rtl8723ae: Fix Smatch warningLarry Finger2016-04-061-3/+3
* rtlwifi: rtl8192se: Fix Smatch warningLarry Finger2016-04-061-1/+1
* rtlwifi: rtl8192ee: Fix Smatch warningLarry Finger2016-04-061-1/+1
* rtlwifi: rtl8192c-common: Fix Smatch warningLarry Finger2016-04-061-1/+1
* rtlwifi: rtl8188ee: Fix Smatch warningsLarry Finger2016-04-062-3/+2
* rtlwifi: btcoexist: Fix Smatch warningLarry Finger2016-04-061-1/+1
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-12 19:55:24 +0100