summaryrefslogtreecommitdiffstats
path: root/drivers (unfollow)
Commit message (Expand)AuthorFilesLines
2014-05-23clk: shmobile: Add R8A7740-specific clock supportUlrich Hecht2-0/+200
2014-05-23clk: tegra: Initialize xusb clocksAndrew Bresticker2-1/+12
2014-05-23clk: tegra: Fix xusb_hs_src clock hierarchyAndrew Bresticker6-22/+21
2014-05-23clk: tegra: Fix xusb_fs_src muxJim Lin1-1/+3
2014-05-23clk: tegra: Enable hardware control of PLLEJim Lin1-1/+32
2014-05-23clk: Add clock driver for AXM55xx SoCAnders Berg3-0/+645
2014-05-23clk: shmobile: mstp: Fix the is_enabled() operationLaurent Pinchart1-1/+1
2014-05-23clk: Add of_clk_get_by_clkspec() helperSylwester Nawrocki2-7/+28
2014-05-22clk: impd1: add pclk clocksLinus Walleij1-7/+29
2014-05-20clk: si570: Fix email address specifictionMichal Simek1-1/+1
2014-05-17clk: qcom: Fix msm8660 GCC probeStephen Boyd1-0/+12
2014-05-17clk: tegra: Fix wrong value written to PLLE_AUXTuomas Tynkkynen1-1/+1
2014-05-15Documentation: clock: fixed-clock: Remove unsupported 'gpios' propertyFabio Estevam1-1/+0
2014-05-15clk/versatile: export symbols for impd1Arnd Bergmann2-0/+3
2014-05-15clk: sunxi: Fixup clk_sunxi_mmc_phase_control to take a clk rather then a hw_clkHans de Goede2-2/+3
2014-05-13clk: shmobile: r8a7779: Add MSTP clock supportSimon Horman1-0/+1
2014-05-13clk: shmobile: r8a7779: Add clocks supportSimon Horman4-0/+211
2014-05-13clk: Improve clock-indices binding documentationGeert Uytterhoeven1-5/+4
2014-05-13clk: Improve clk_ops documentationGeert Uytterhoeven2-24/+36
2014-05-13clk: Fixup spacing in commentsGeert Uytterhoeven1-44/+44
2014-05-13clk: shmobile: clk-mstp: change to using clock-indicesBen Dooks2-3/+8
2014-05-12clk: socfpga: add divider registers to the main pll outputsDinh Nguyen3-4/+23
2014-05-12clk: hisi: add clk-hix5hd2.cZhangfei Gao5-0/+192
2014-05-12clk: hisi: add hisi_clk_register_gateZhangfei Gao2-0/+30
2014-05-12clk: hisi: use clk_register_mux_table in hisi_clk_register_muxZhangfei Gao2-5/+9
2014-05-06clk: sunxi: Implement MMC phase controlEmilio López2-0/+58
2014-05-06clk: sunxi: factors: automatic reparenting supportEmilio López1-0/+36
2014-04-30clk: qcom: Various fixes for MSM8960's global clock controllerKumar Gala3-7/+6
2014-04-30clk: qcom: Add basic support for APQ8064 global clock controller clocksKumar Gala3-5/+30
2014-04-30clk: qcom: Consolidate common probe codeStephen Boyd8-337/+196
2014-04-30clk: Ignore error and NULL pointers passed to clk_{unprepare, disable}()Stephen Boyd1-3/+6
2014-04-30clk: Consolidate recalc rate logicStephen Boyd1-16/+11
2014-04-30clk: Don't check for missing ops in clk_set_parent()Stephen Boyd1-3/+0
2014-04-30ARM: dts: use real clocks for bcm21664Alex Elder1-59/+105
2014-04-30clk: bcm21664: use common clock frameworkAlex Elder4-1/+354
2014-04-30ARM: dts: define clock binding for bcm21664Alex Elder1-0/+39
2014-04-30ARM: dts: revise kona clock binding documentAlex Elder1-40/+47
2014-04-30clk: bcm281xx: move compatible string definitionsAlex Elder2-12/+12
2014-04-30clk: bcm281xx: add clock hysteresis supportAlex Elder3-0/+82
2014-04-30clk: bcm281xx: add clock policy supportAlex Elder3-0/+318
2014-04-30clk: bcm281xx: define CCU clock data staticallyAlex Elder3-143/+133
2014-04-30clk: bcm281xx: initialize CCU structures staticallyAlex Elder4-119/+97
2014-04-30clk: bcm281xx: change some symbol namesAlex Elder1-11/+16
2014-04-30clk: bcm281xx: use init_data.name for clock nameAlex Elder3-12/+14
2014-04-30clk: bcm281xx: warn if ccu_wait_bit() failsAlex Elder1-0/+3
2014-04-30clk: divider: Optimize clk_divider_bestdiv loopMaxime COQUELIN1-1/+13
2014-04-30clk: divider: Add round to closest dividerMaxime COQUELIN2-2/+70
2014-04-30clk: Fix slab corruption in clk_unregister()Stephen Boyd1-1/+2
2014-04-30clk: Fix double free due to devm_clk_register()Stephen Boyd1-41/+30
2014-04-30clk: socfpga: fix clock driver for 3.15Dinh Nguyen2-20/+10