summaryrefslogtreecommitdiffstats
path: root/drivers (follow)
Commit message (Expand)AuthorAgeFilesLines
* Merge branch 'clk-parent-rewrite-1' into clk-nextStephen Boyd2019-05-074-113/+322
|\
| * clk: Cache core in clk_fetch_parent_index() without namesStephen Boyd2019-05-031-10/+27
| * clk: fixed-factor: Initialize clk_init_data on stackStephen Boyd2019-04-231-1/+1
| * clk: fixed-factor: Let clk framework find parentStephen Boyd2019-04-191-20/+33
| * clk: Allow parents to be specified via clkspec indexStephen Boyd2019-04-191-7/+11
| * clk: Look for parents with clkdev based clk_lookupsStephen Boyd2019-04-193-10/+21
| * clk: Allow parents to be specified without string namesStephen Boyd2019-04-191-62/+200
| * clk: Add of_clk_hw_register() API for early clk driversStephen Boyd2019-04-191-3/+23
| * clk: Prepare for clk registration API that uses DT nodesStephen Boyd2019-04-191-13/+18
| * clkdev: Move clk creation outside of 'clocks_mutex'Stephen Boyd2019-04-191-12/+13
* | Merge branch 'clk-ti' into clk-nextStephen Boyd2019-05-0716-19/+41
|\ \
| * | clk: Remove CLK_IS_BASIC clk flagStephen Boyd2019-04-2612-12/+11
| * | clk: ti: dra7: disable the RNG and TIMER12 clkctrl clocks on HS devicesTero Kristo2019-04-254-8/+12
| * | clk: ti: dra7x: prevent non-existing clkctrl clocks from registeringTero Kristo2019-04-254-2/+22
| * | clk: ti: export the omap2_clk_is_hw_omap callTero Kristo2019-04-251-1/+0
| | |
| \ \
| \ \
| \ \
| \ \
| \ \
| \ \
| \ \
*-------. \ \ Merge branches 'clk-stm32f4', 'clk-tegra', 'clk-at91', 'clk-sifive-fu540' and...Stephen Boyd2019-05-0752-229/+2265
|\ \ \ \ \ \ \
| | | | | * | | clk: sunxi-ng: Use the correct style for SPDX License IdentifierNishad Kamdar2019-05-012-3/+3
| | | | | * | | clk: sprd: Use the correct style for SPDX License IdentifierNishad Kamdar2019-05-016-6/+6
| | | | | * | | clk: renesas: Use the correct style for SPDX License IdentifierNishad Kamdar2019-05-013-6/+6
| | | | | * | | clk: qcom: Use the correct style for SPDX License IdentifierNishad Kamdar2019-05-011-1/+1
| | | | | * | | clk: davinci: Use the correct style for SPDX License IdentifierNishad Kamdar2019-05-012-2/+2
| | | | | * | | clk: actions: Use the correct style for SPDX License IdentifierNishad Kamdar2019-05-019-9/+9
| | | | | |/ /
| | | | * | | clk: sifive: add a driver for the SiFive FU540 PRCI IP blockPaul Walmsley2019-05-035-0/+647
| | | | * | | clk: analogbits: add Wide-Range PLL libraryPaul Walmsley2019-05-035-0/+372
| | | * | | | clk: at91: Mark struct clk_range as constStephen Boyd2019-04-257-14/+14
| | | * | | | clk: at91: add sam9x60 pmc driverAlexandre Belloni2019-04-252-0/+308
| | | * | | | clk: at91: add sam9x60 PLL driverAlexandre Belloni2019-04-253-0/+337
| | | * | | | clk: at91: master: Add sam9x60 supportAlexandre Belloni2019-04-252-3/+6
| | | * | | | clk: at91: usb: Add sam9x60 supportAlexandre Belloni2019-04-252-6/+30
| | | * | | | clk: at91: allow configuring generated PCR layoutAlexandre Belloni2019-04-254-24/+29
| | | * | | | clk: at91: allow configuring peripheral PCR layoutAlexandre Belloni2019-04-256-22/+71
| | | * | | | clk: at91: sckc: handle different RC startup timeAlexandre Belloni2019-04-251-2/+15
| | | * | | | clk: at91: modernize sckc bindingAlexandre Belloni2019-04-251-89/+36
| | | | |/ / | | | |/| |
| | * | | | clk: tegra: divider: Mark Memory Controller clock as read-onlyDmitry Osipenko2019-04-251-1/+2
| | * | | | clk: tegra: emc: Replace BUG() with WARN_ONCE()Dmitry Osipenko2019-04-251-1/+4
| | * | | | clk: tegra: emc: Fix EMC max-rate clampingDmitry Osipenko2019-04-251-7/+10
| | * | | | clk: tegra: emc: Support multiple RAM codesDmitry Osipenko2019-04-251-14/+23
| | * | | | clk: tegra: emc: Don't enable EMC clock manuallyDmitry Osipenko2019-04-251-2/+0
| | * | | | clk: tegra124: Remove lock-enable bit from PLLMDmitry Osipenko2019-04-251-2/+1
| | * | | | clk: tegra: Fix PLLM programming on Tegra124+ when PMC overrides dividerDmitry Osipenko2019-04-251-2/+2
| | * | | | clk: tegra: Don't enable already enabled PLLsDmitry Osipenko2019-04-201-13/+37
| | |/ / /
| * | | | clk: stm32mp1: Add ddrperfm clockGabriel Fernandez2019-04-291-0/+3
| * | | | clk: stm32: Introduce clocks of STM32F769 boardGabriel Fernandez2019-04-251-8/+299
| |/ / /
| | | |
| \ \ \
| \ \ \
| \ \ \
| \ \ \
| \ \ \
| \ \ \
| \ \ \
*-------. \ \ \ Merge branches 'clk-hisi', 'clk-lochnagar', 'clk-allwinner', 'clk-rockchip' a...Stephen Boyd2019-05-0717-66/+576
|\ \ \ \ \ \ \ \
| | | | | * | | | clk: qoriq: increase array size of cmux_to_groupYogesh Gaur2019-04-251-2/+2
| | | | | * | | | clk: qoriq: Add ls1028a clock configurationYuantian Tang2019-04-251-0/+68
| | | | | * | | | clk: qoriq: add more PLL divider clocks supportYuantian Tang2019-04-251-2/+3
| | | | | |/ / /
| | | | * | | | clk: rockchip: undo several noc and special clocks as critical on rk3288Douglas Anderson2019-04-231-9/+4
| | | | * | | | clk: rockchip: add a COMPOSITE_DIV_OFFSET clock-typeFinley Xiao2019-04-122-3/+29
| | | | * | | | clk: rockchip: Turn on "aclk_dmac1" for suspend on rk3288Douglas Anderson2019-04-121-0/+11
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-23 17:25:28 +0100