summaryrefslogtreecommitdiffstats
path: root/drivers (follow)
Commit message (Expand)AuthorAgeFilesLines
* pci: Decouple quirks.c from i915_reg.hVille Syrjälä2015-11-181-1/+3
* drm/i915: Rely on TEST_SINK_START instead of tracking Sink CRC state on dev_p...Rodrigo Vivi2015-11-182-13/+6
* drm/i915: Stop tracking last calculated Sink CRC.Rodrigo Vivi2015-11-182-32/+9
* drm/i915: Make Sink crc calculation waiting for counter to reset.Rodrigo Vivi2015-11-181-1/+18
* drm/i915: Allow 1 vblank to let Sink CRC calculation to start or stop.Rodrigo Vivi2015-11-181-0/+4
* drm/i915/skl: Remove unused suspend and resume callbacksPatrik Jakobsson2015-11-171-17/+0
* drm/i915/gen9: Add boot parameter for disabling DC6Patrik Jakobsson2015-11-173-3/+18
* drm/i915/gen9: Turn DC handling into a power wellPatrik Jakobsson2015-11-174-35/+90
* drm/i915: Explain usage of power well IDs vs bit groupsPatrik Jakobsson2015-11-171-0/+4
* drm/i915: Do not warn on PG2 enabled in gen9_disable_dc5()Patrik Jakobsson2015-11-171-3/+0
* drm/i915: Add a modeset power domainPatrik Jakobsson2015-11-172-0/+3
* drm/i915: Remove distinction between DDI 2 vs 4 lanesPatrik Jakobsson2015-11-174-78/+45
* drm/i915: Remove DDI power domain exclusion SKL_DISPLAY_ALWAYS_ON_POWER_DOMAINSVille Syrjälä2015-11-171-5/+1
* drm/i915: Introduce a gmbus power domainVille Syrjälä2015-11-176-40/+13
* drm/i915: Clean up AUX power domain handlingVille Syrjälä2015-11-173-34/+59
* drm/i915/gen9: Always set mask memory up when enabling DC5 or DC6Patrik Jakobsson2015-11-171-18/+17
* drm/i915: Don't trust CSR program memory contentsPatrik Jakobsson2015-11-171-7/+3
* drm/i915: fix handling of the disable_power_well module optionImre Deak2015-11-172-2/+16
* drm/i915/skl: remove redundant DDI/IRQ reinitialization during PW1 enablingImre Deak2015-11-171-5/+0
* drm/i915/skl: make sure LCPLL is disabled when uniniting CDCLKImre Deak2015-11-171-10/+4
* drm/i915/skl: disable DC states before display core init/uninitImre Deak2015-11-171-0/+4
* drm/i915/gen9: simplify DC toggling codeImre Deak2015-11-172-36/+28
* drm/i915/skl: don't toggle PW1 and MISC power wells on-demandImre Deak2015-11-171-27/+9
* drm/i915/skl: init/uninit display core as part of the HW power domain stateImre Deak2015-11-175-21/+61
* drm/i915: rename intel_power_domains_resume to *_sync_hwImre Deak2015-11-171-2/+2
* drm/i915: Make turning on/off PW1 and Misc I/O part of the init/fini sequencesDamien Lespiau2015-11-174-4/+35
* drm/i915: fix lookup_power_well for power wells without any domainImre Deak2015-11-171-2/+4
* drm/i915: fix the power well ID for always on wellsImre Deak2015-11-172-1/+5
* drm/i915: get runtime PM reference around GEM set_tiling IOCTLImre Deak2015-11-171-0/+4
* drm/i915: Serialise updates to GGTT with access through GGTT on BraswellChris Wilson2015-11-172-0/+25
* drm/i915: force link training when requested by SinkShubhangi Shrivastava2015-11-171-1/+3
* drm/i915: Cleanup test data during long/short hotplugShubhangi Shrivastava2015-11-171-8/+22
* drm/i915/skl: Correct other-pipe watermark update condition check (v2)Kumar, Mahesh2015-11-171-7/+5
* drm/i915: Model PSR AUX register selection more like the normal AUX codeVille Syrjälä2015-11-161-6/+21
* drm/i915: Add dev_priv->psr_mmio_baseVille Syrjälä2015-11-164-21/+27
* drm/i915: Store aux data reg offsets in intel_dp->aux_ch_data_reg[]Ville Syrjälä2015-11-162-10/+85
* drm/i915: Remove the magic AUX_CTL is at DP + foo tricksVille Syrjälä2015-11-162-76/+105
* drm/i915: Parametrize AUX registersVille Syrjälä2015-11-163-63/+62
* drm/i915: Replace the aux ddc name switch statement with kasprintf()Ville Syrjälä2015-11-161-29/+46
* drm/i915: Replace aux_ch_ctl_reg check with port checkVille Syrjälä2015-11-161-1/+1
* drm/i915/skl: Update DDI translation tables for SKLjim.bride@linux.intel.com2015-11-131-11/+11
* drm/i915: Fix SKL i_boost levelAnder Conselvan de Oliveira2015-11-131-3/+3
* drm/i915/skl: Removed assert for csr-fw-loading check during disabling dc6Animesh Manna2015-11-121-1/+0
* drm/i915/gen9: flush DMC fw loading work during system suspendImre Deak2015-11-121-0/+3
* drm/i915/gen9: Use flush_work to synchronize with dmc loaderAnimesh Manna2015-11-122-2/+2
* drm/i915: Use request_firmware and our own async workDaniel Vetter2015-11-122-13/+14
* drm/i915/gen9: extract parse_csr_fwDaniel Vetter2015-11-121-19/+31
* drm/i915/gen9: Use dev_priv in csr functionsDaniel Vetter2015-11-124-24/+18
* drm/i915/gen9: Don't try to load garbage dmc firmware on resumeDaniel Vetter2015-11-121-1/+1
* drm/i915/gen9: Simplify csr loading failure printing.Daniel Vetter2015-11-123-23/+4
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-18 04:35:22 +0100