linux - linux

	Commit message (Expand)	Author	Age	Files	Lines
*	Merge tag 'sunxi-clocks-for-4.7' of https://git.kernel.org/pub/scm/linux/kern...	Stephen Boyd	2016-05-03	6	-13/+470
\|\
\| *	clk: sunxi: Let divs clocks read the base factor clock name from devicetree	Jens Kuske	2016-04-25	1	-11/+30
\| *	clk: sunxi: Add TCON channel1 clock	Maxime Ripard	2016-04-22	2	-0/+301
\| *	clk: sunxi: Add PLL3 clock	Maxime Ripard	2016-04-22	2	-0/+99
\| *	clk: sunxi: Use resource_size	Vaishali Thakkar	2016-04-22	1	-1/+1
\| *	clk: sunxi: Add sun6i/8i display support	Jean-Francois Moine	2016-04-22	1	-0/+38
\| *	clk: sunxi: mod1 clock should modify it's parent	Andrea Venturi	2016-04-22	1	-1/+1
* \|	Merge tag 'tegra-for-4.7-clk' of git://git.kernel.org/pub/scm/linux/kernel/gi...	Stephen Boyd	2016-05-03	19	-114/+427
\|\ \
\| * \|	clk: tegra: dfll: Reformat CVB frequency table	Thierry Reding	2016-04-28	1	-25/+25
\| * \|	clk: tegra: dfll: Properly clean up on failure and removal	Thierry Reding	2016-04-28	4	-4/+48
\| * \|	clk: tegra: dfll: Make code more comprehensible	Thierry Reding	2016-04-28	3	-41/+37
\| * \|	clk: tegra: dfll: Reference CVB table instead of copying data	Thierry Reding	2016-04-28	3	-27/+17
\| * \|	clk: tegra: dfll: Update kerneldoc	Thierry Reding	2016-04-28	1	-5/+5
\| * \|	clk: tegra: Fix PLL_U post divider and initial rate on Tegra30	Lucas Stach	2016-04-28	1	-5/+6
\| * \|	clk: tegra: Initialize PLL_C to sane rate on Tegra30	Lucas Stach	2016-04-28	1	-0/+1
\| * \|	clk: tegra: Fix pllre Tegra210 and add pll_re_out1	Rhyland Klein	2016-04-28	3	-2/+66
\| * \|	clk: tegra: Add sor_safe clock	Thierry Reding	2016-04-28	2	-0/+5
\| * \|	clk: tegra: dpaux and dpaux1 are fixed factor clocks	Thierry Reding	2016-04-28	3	-2/+12
\| * \|	clk: tegra: Add dpaux1 clock	Thierry Reding	2016-04-28	3	-0/+3
\| * \|	clk: tegra: Use correct parent for dpaux clock	Thierry Reding	2016-04-28	1	-1/+1
\| * \|	clk: tegra: Add fixed factor peripheral clock type	Thierry Reding	2016-04-28	3	-0/+138
\| * \|	clk: tegra: Special-case mipi-cal parent on Tegra114	Thierry Reding	2016-04-28	2	-2/+6
\| * \|	clk: tegra: Remove trailing blank line	Thierry Reding	2016-04-28	1	-1/+0
\| * \|	clk: tegra: Constify peripheral clock registers	Thierry Reding	2016-04-28	5	-7/+7
\| * \|	clk: tegra: Add interface to enable hardware control of SATA/XUSB PLLs	Andrew Bresticker	2016-04-28	1	-0/+58
* \| \|	Merge tag 'v4.7-rockchip-clk3' of git://git.kernel.org/pub/scm/linux/kernel/g...	Stephen Boyd	2016-05-03	2	-169/+179
\|\ \ \
\| * \| \|	clk: rockchip: fix the rk3399 cifout clock	Xing Zheng	2016-04-25	1	-5/+6
\| * \| \|	clk: rockchip: drop unnecessary CLK_IGNORE_UNUSED flags from rk3399	Xing Zheng	2016-04-25	1	-157/+157
\| * \| \|	clk: rockchip: add some frequencies on the rk3399 PLL table	Xing Zheng	2016-04-25	1	-1/+10
\| * \| \|	clk: rockchip: assign more necessary rk3399 clock ids	Xing Zheng	2016-04-25	1	-6/+6
\| * \| \|	clk: rockchip: fix the gate bit for i2c4 and i2c8 on rk3399	Xing Zheng	2016-04-25	1	-2/+2
\| * \| \|	clk: rockchip: fix of spelling mistake on unsuccessful in pll clock type	Colin Ian King	2016-04-25	1	-2/+2
* \| \| \|	Merge branch 'clk-hw-register' (early part) into clk-next	Stephen Boyd	2016-04-21	10	-87/+573
\|\ \ \ \
\| * \| \| \|	clk: fixed-rate: Add hw based registration APIs	Stephen Boyd	2016-04-20	1	-8/+36
\| * \| \| \|	clk: gpio: Add hw based registration APIs	Stephen Boyd	2016-04-20	1	-11/+41
\| * \| \| \|	clk: composite: Add hw based registration APIs	Stephen Boyd	2016-04-20	1	-12/+33
\| * \| \| \|	clk: fractional-divider: Add hw based registration APIs	Stephen Boyd	2016-04-20	1	-5/+35
\| * \| \| \|	clk: fixed-factor: Add hw based registration APIs	Stephen Boyd	2016-04-20	1	-7/+35
\| * \| \| \|	clk: mux: Add hw based registration APIs	Stephen Boyd	2016-04-20	1	-6/+51
\| * \| \| \|	clk: gate: Add hw based registration APIs	Stephen Boyd	2016-04-20	1	-7/+36
\| * \| \| \|	clk: divider: Add hw based registration APIs	Stephen Boyd	2016-04-20	1	-8/+83
\| * \| \| \|	clkdev: Add clk_hw based registration APIs	Stephen Boyd	2016-04-20	1	-0/+64
\| * \| \| \|	clk: Add clk_hw OF clk providers	Stephen Boyd	2016-04-20	1	-4/+81
\| * \| \| \|	clk: Add {devm_}clk_hw_{register,unregister}() APIs	Stephen Boyd	2016-04-20	1	-0/+86
\| * \| \| \|	clkdev: Remove clk_register_clkdevs()	Stephen Boyd	2016-04-20	1	-27/+0
\| \| \|/ / \| \|/\| \|
* \| \| \|	Merge branch 'clk-composite-unregister' into clk-next	Stephen Boyd	2016-04-21	1	-0/+15
\|\ \ \ \ \| \| \|_\|/ \| \|/\| \|
\| * \| \|	clk: composite: Add unregister function	Maxime Ripard	2016-04-21	1	-0/+15
\| \|/ /
* \| \|	clk: Add Oxford Semiconductor OXNAS Standard Clocks	Neil Armstrong	2016-04-21	3	-0/+202
* \| \|	Merge tag 'clk-renesas-for-v4.7-tag2' of git://git.kernel.org/pub/scm/linux/k...	Stephen Boyd	2016-04-20	4	-18/+43
\|\ \ \
\| * \| \|	clk: renesas: cpg-mssr: Export cpg_mssr_{at,de}tach_dev()	Geert Uytterhoeven	2016-04-20	1	-6/+12