summaryrefslogtreecommitdiffstats
path: root/fs/cifs (unfollow)
Commit message (Expand)AuthorFilesLines
2017-04-10drm: dw-hdmi: Implement the mode_fixup drm helperRomain Perier1-0/+15
2017-04-09Linux 4.11-rc6v4.11-rc6Linus Torvalds1-1/+1
2017-04-08mm/mempolicy.c: fix error handling in set_mempolicy and mbind.Chris Salls1-12/+8
2017-04-08sysctl: report EINVAL if value is larger than UINT_MAX for proc_douintvecLiping Zhang1-0/+2
2017-04-08MAINTAINERS: separate out kernfs maintainershipTejun Heo1-2/+9
2017-04-08sysfs: be careful of error returns from ops->show()NeilBrown1-2/+4
2017-04-08Documentation: stable-kernel-rules: fix stable-tag formatJohan Hovold1-1/+1
2017-04-08msm/drm: gpu: Dynamically locate the clocks from the device treeJordan Crouse2-24/+58
2017-04-08drm/msm: gpu: Use OPP tables if we canJordan Crouse1-19/+66
2017-04-08drm/msm: Hard code the GPU "slow frequency"Jordan Crouse5-11/+11
2017-04-08drm/msm: Add MSM_PARAM_GMEM_BASEJordan Crouse2-0/+4
2017-04-08drm/msm: Reference count address spacesJordan Crouse6-13/+33
2017-04-08drm/msm: Make sure to detach the MMU during GPU cleanupJordan Crouse2-13/+19
2017-04-08drm/msm/mdp5: Enable 3D mux in mdp5_ctlArchit Taneja1-2/+7
2017-04-08drm/msm/mdp5: Reset CTL blend registers before configuring themArchit Taneja1-0/+18
2017-04-08drm/msm/mdp5: Assign 'right' mixer to CRTC stateArchit Taneja3-22/+129
2017-04-08drm/msm/mdp5: Stage border out on base stage if CRTC has 2 LMsArchit Taneja1-10/+35
2017-04-08drm/msm/mdp5: Stage right side hwpipes on Right-side Layer MixerArchit Taneja2-4/+20
2017-04-08drm/msm/mdp5: Prepare Layer Mixers for source splitArchit Taneja1-7/+32
2017-04-08drm/msm/mdp5: Configure 'right' hwpipeArchit Taneja2-1/+46
2017-04-08drm/msm/mdp5: Assign a 'right hwpipe' to plane stateArchit Taneja2-1/+57
2017-04-08drm/msm/mdp5: Create mdp5_hwpipe_mode_setArchit Taneja1-97/+130
2017-04-08drm/msm/mdp5: Add optional 'right' Layer Mixer in CRTC stateArchit Taneja4-11/+103
2017-04-08drm/msm/mdp5: Add a CAP for Source SplitArchit Taneja2-6/+17
2017-04-08drm/msm/mdp5: Remove mixer/intf pointers from mdp5_ctlArchit Taneja7-63/+88
2017-04-08drm/msm/mdp5: Start using parameters from CRTC stateArchit Taneja3-66/+64
2017-04-08drm/msm/mdp5: Add more stuff to CRTC stateArchit Taneja2-0/+26
2017-04-08drm/msm/mdp5: Assign INTF and CTL in encoder's atomic_check()Archit Taneja1-0/+16
2017-04-08drm/msm/mdp5: Prepare for dynamic assignment of mixersArchit Taneja5-0/+97
2017-04-08drm/msm/mdp5: subclass CRTC stateArchit Taneja2-6/+80
2017-04-08drm/msm/mdp5: Remove the pipeline stuff in mdp5_ctlArchit Taneja1-25/+17
2017-04-08drm/msm/mdp5: Clean up interface assignmentArchit Taneja5-64/+93
2017-04-08drm/msm/mdp5: Simplify LM <-> PP mappingArchit Taneja4-12/+11
2017-04-08drm/msm/mdp5: Start using mdp5_hw_mixerArchit Taneja8-43/+66
2017-04-08drm/msm/mdp5: Add structs for hw Layer MixersArchit Taneja5-0/+119
2017-04-08drm/msm/mdp5: describe LM instances in mdp5_cfgArchit Taneja3-0/+84
2017-04-08drm/msm/mdp5: Bring back pipe_lock to mdp5_plane structArchit Taneja3-5/+7
2017-04-08drm/msm/hdmi: redefinitions of macros not requiredVinay Simha BN1-7/+0
2017-04-08drm/msm/mdp5: Update SSPP_MAX valueArchit Taneja1-1/+2
2017-04-08drm/msm/dsi: Fix bug in dsi_mgr_phy_enableArchit Taneja1-1/+1
2017-04-08drm/msm: Don't allow zero sized buffer objectsJordan Crouse1-0/+6
2017-04-08drm/msm: Support 64 bit iova in RD_CMDSTREAM_ADDRJordan Crouse1-2/+2
2017-04-08drm/msm: Pass interrupt status to a5xx_rbbm_err_irq()Jordan Crouse1-5/+13
2017-04-08drm/msm: Don't increase priv->num_aspaces until we know that it fitsJordan Crouse1-4/+3
2017-04-08drm/msm: Fix wrong pointer check in a5xx_destroyJordan Crouse1-2/+2
2017-04-08drm/msm: Simplify vblank event deliveryDaniel Vetter2-18/+6
2017-04-08drm/msm: switch to postcloseDaniel Vetter1-2/+2
2017-04-08drm/msm: adreno: fix build error without debugfsArnd Bergmann1-0/+2
2017-04-08drm/msm: move submit fence wait out of struct_mutexRob Clark1-21/+18
2017-04-08drm/msm: pm runtime support for iommuRob Clark1-1/+14
generated by cgit v1.2.3 (git 2.39.1) at 2025-01-31 11:46:53 +0100