Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | [MIPS] IP22: Get rid of volatile in IP22 core code. | Ralf Baechle | 2007-04-27 | 1 | -1/+1 |
| | | | | Signed-off-by: Ralf Baechle <ralf@linux-mips.org> | ||||
* | [MIPS] Define MIPS_CPU_IRQ_BASE in generic header | Atsushi Nemoto | 2007-02-06 | 1 | -6/+7 |
| | | | | | | | | | | | | | | | | | | | | | | The irq_base for {mips,rm7k,rm9k}_cpu_irq_init() are constant on all platforms and are same value on most platforms (0 or 16, depends on CONFIG_I8259). Define them in asm-mips/mach-generic/irq.h and make them customizable. This will save a few cycle on each CPU interrupt. A good side effect is removing some dependencies to MALTA in generic SMTC code. Although MIPS_CPU_IRQ_BASE is customizable, this patch changes irq mappings on DDB5477, EMMA2RH and MIPS_SIM, since really customizing them might cause some header dependency problem and there seems no good reason to customize it. So currently only VR41XX is using custom MIPS_CPU_IRQ_BASE value, which is 0 regardless of CONFIG_I8259. Testing this patch on those platforms is greatly appreciated. Thank you. Signed-off-by: Atsushi Nemoto <anemo@mba.ocn.ne.jp> Signed-off-by: Ralf Baechle <ralf@linux-mips.org> | ||||
* | [PATCH] mips: nuke trailing whitespace | Ralf Baechle | 2005-09-05 | 1 | -1/+1 |
| | | | | | | Signed-off-by: Ralf Baechle <ralf@linux-mips.org> Signed-off-by: Andrew Morton <akpm@osdl.org> Signed-off-by: Linus Torvalds <torvalds@osdl.org> | ||||
* | Linux-2.6.12-rc2v2.6.12-rc2 | Linus Torvalds | 2005-04-17 | 1 | -0/+77 |
Initial git repository build. I'm not bothering with the full history, even though we have it. We can create a separate "historical" git archive of that later if we want to, and in the meantime it's about 3.2GB when imported into git - space that would just make the early git days unnecessarily complicated, when we don't have a lot of good infrastructure for it. Let it rip! |