summaryrefslogtreecommitdiffstats
path: root/include/drm (unfollow)
Commit message (Expand)AuthorFilesLines
2017-08-22clk: rockchip: rename rv1108 macphy clock to macElaine Zhang2-9/+9
2017-08-22clk: rockchip: add rv1108 ACLK_GMAC and PCLK_GMAC clocksElaine Zhang1-0/+2
2017-08-22clk: rockchip: add rk3228 SCLK_SDIO_SRC clk idElaine Zhang1-1/+1
2017-08-22clk: rockchip: add rv1108 ACLK_GAMC and PCLK_GMAC IDElaine Zhang1-0/+2
2017-08-22clk: rockchip: add rk3228 sclk_sdio_src IDElaine Zhang1-0/+1
2017-08-19clk: sunxi-ng: support R40 SoCIcenowy Zheng6-0/+1682
2017-08-19dt-bindings: add compatible string for Allwinner R40 CCUIcenowy Zheng1-0/+1
2017-08-14clk: sunxi-ng: nkm: add support for fixed post-dividerIcenowy Zheng2-3/+21
2017-08-14clk: sunxi-ng: div: Add support for fixed post-dividerPriit Laes2-4/+21
2017-08-11dt-bindings: clock: sunxi-ccu: Add compatibles for sun5i CCU driverJonathan Liu1-0/+3
2017-08-10clk: samsung: exynos542x: Enable clock rate propagation up to the EPLLSylwester Nawrocki1-7/+8
2017-08-09clk: samsung: Add CLK_SET_RATE_PARENT to some AUDSS CLK CON clocksSylwester Nawrocki1-4/+4
2017-08-09clk: samsung: Fix mau_epll clock definition for exynos5422Sylwester Nawrocki1-3/+9
2017-08-08clk: rockchip: add special approximation to fix up fractional clk's jitterElaine Zhang1-0/+36
2017-08-08clk: fractional-divider: allow overriding of approximationElaine Zhang2-8/+23
2017-08-08clk: rockchip: modify rk3128 clk driver to also support rk3126Elaine Zhang1-14/+55
2017-08-08dt-bindings: add documentation for rk3126 clockElaine Zhang1-3/+5
2017-08-08clk: rockchip: add some critical clocks for rv1108 SoCElaine Zhang1-1/+7
2017-08-08clk: rockchip: rename some of clks for rv1108 SoCElaine Zhang1-14/+14
2017-08-08clk: rockchip: fix up some clks describe error for rv1108 SoCElaine Zhang1-59/+62
2017-08-08clk: rockchip: support more clks for rv1108Elaine Zhang1-2/+276
2017-08-08clk: rockchip: fix up the pll clks error for rv1108 SoCElaine Zhang1-3/+3
2017-08-06clk: rockchip: support more rates for rv1108 cpuclkElaine Zhang1-4/+19
2017-08-06clk: rockchip: fix up indentation of some RV1108 clock-idsElaine Zhang1-14/+14
2017-08-06clk: rockchip: rename the clk id for HCLK_I2S1_2CHElaine Zhang1-1/+1
2017-08-06clk: rockchip: add more clk ids for rv1108Elaine Zhang1-1/+92
2017-08-04clk: meson: gxbb-aoclk: Add CEC 32k clockNeil Armstrong4-2/+231
2017-08-04clk: meson: gxbb-aoclk: Switch to regmap for register accessNeil Armstrong4-23/+95
2017-08-04dt-bindings: clock: amlogic, gxbb-aoclkc: Update bindingsNeil Armstrong1-6/+16
2017-08-04clk: meson: gxbb: Add sd_emmc clk0 clocksJerome Brunet1-0/+177
2017-08-04clk: meson: gxbb: fix clk_mclk_i958 divider flagsJerome Brunet1-3/+4
2017-08-04clk: meson: gxbb: fix meson cts_amclk divider flagsJerome Brunet1-1/+2
2017-08-04clk: meson: meson8b: register the built-in reset controllerMartin Blumenstingl3-13/+156
2017-08-04dt-bindings: clock: gxbb-aoclk: Add CEC 32k clockNeil Armstrong1-0/+1
2017-08-04clk: meson: gxbb: Add sd_emmc clk0 clkidsJerome Brunet2-2/+11
2017-08-04clk: meson-gxbb: expose almost every clock in the bindingsJerome Brunet2-110/+67
2017-08-04clk: meson8b: expose every clock in the bindingsJerome Brunet2-99/+74
2017-08-04clk: meson: gxbb: fix protection against undefined clksJerome Brunet1-0/+2
2017-08-04clk: meson: meson8b: fix protection against undefined clksJerome Brunet1-0/+1
2017-08-04clk: sunxi-ng: allow set parent clock (PLL_CPUX) for CPUX clock on H3Icenowy Zheng1-1/+1
2017-08-04clk: sunxi-ng: h3: gate then ungate PLL CPU clk after rate changeChen-Yu Tsai1-0/+11
2017-08-04clk: uniphier: remove sLD3 SoC supportMasahiro Yamada5-50/+20
2017-08-03clk: keystone: sci-clk: Fix sci_clk_getTero Kristo1-24/+42
2017-08-01clk: meson: mpll: fix mpll0 fractional part ignoredJerome Brunet4-0/+18
2017-08-01clk: sunxi-ng: Wait for lock when using fractional modeJernej Škrabec4-4/+8
2017-08-01clk: sunxi-ng: Make fractional helper less chattyJernej Škrabec1-5/+5
2017-08-01clk: sunxi-ng: multiplier: Fix fractional modeJernej Škrabec1-2/+5
2017-08-01clk: sunxi-ng: Fix fractional mode for N-M clocksJernej Škrabec1-2/+14
2017-07-31clk: samsung: exynos5420: The EPLL rate table correctionsSylwester Nawrocki1-8/+8
2017-07-31dt-bindings: clock: meson8b: describe the embedded reset controllerMartin Blumenstingl2-1/+35