summaryrefslogtreecommitdiffstats
path: root/kernel/cpuset.c (unfollow)
Commit message (Expand)AuthorFilesLines
2014-11-07drm/i915/skl: Flush the WM configurationDamien Lespiau1-0/+135
2014-11-07drm/i915/skl: Stage the pipe DDB allocationDamien Lespiau2-7/+8
2014-11-07drm/i915/skl: Reduce the indentation level in skl_write_wm_values()Damien Lespiau1-21/+21
2014-11-07drm/i915/skl: Correctly align skl_compute_plane_wm() argumentsDamien Lespiau1-5/+5
2014-11-07drm/i915/skl: Rework when the transition WMs are computedDamien Lespiau1-15/+31
2014-11-07drm/i915/skl: Move all the WM compute functions in one placeDamien Lespiau1-22/+22
2014-11-07drm/i915/skl: Reduce the number of holes in struct skl_wm_levelDamien Lespiau1-1/+1
2014-11-07drm/i915/skl: Make res_blocks/lines intermediate values 32 bitsDamien Lespiau1-16/+11
2014-11-07drm/i915/skl: Use a more descriptive parameter name in skl_compute_plane_wm()Damien Lespiau1-2/+2
2014-11-07drm/i915/skl: Make 'end' of the DDB allocation entry exclusiveDamien Lespiau2-15/+21
2014-11-07drm/i915/skl: Check the DDB state at modesetDamien Lespiau4-2/+64
2014-11-07drm/i915/skl: Add a debugfs file to dump the DDB allocationDamien Lespiau1-0/+37
2014-11-07drm/i915/skl: Augment the latency debugfs files for SKLDamien Lespiau1-14/+62
2014-11-07drm/i915/skl: Read back the DDB allocation hw stateDamien Lespiau1-0/+29
2014-11-07drm/i915/skl: Store the new WM state at the very end of the updateDamien Lespiau1-2/+3
2014-11-07drm/i915/gen9: Disable WM if corresponding latency is 0Vandana Kannan1-2/+12
2014-11-07drm/i915/gen9: Add 2us read latency to WM levelVandana Kannan1-0/+16
2014-11-07drm/i915/skl: Read the pipe WM HW statePradeep Bhat3-1/+108
2014-11-07drm/i915/skl: Program the DDB allocationDamien Lespiau2-0/+25
2014-11-07drm/i915/skl: Allocate DDB portions for display planesDamien Lespiau1-0/+148
2014-11-07drm/i915/skl: SKL Watermark ComputationPradeep Bhat2-1/+433
2014-11-07drm/i915/skl: Add DDB allocation management structuresDamien Lespiau1-0/+19
2014-11-07drm/i915/skl: Definition of SKL WM param structs for pipe/planePradeep Bhat3-0/+34
2014-11-07drm/i915/skl: Register definitions and macros for SKL Watermark regsPradeep Bhat1-0/+35
2014-11-07drm/i915/skl: Read the Memory Latency Values for WM computationPradeep Bhat3-6/+83
2014-11-07drm/i915: rewrite hsw/bdw audio codec enable/disable sequencesJani Nikula1-64/+51
2014-11-07drm/i915: clean up and clarify audio related register definesJani Nikula2-88/+89
2014-11-07drm/i915: Report the actual swizzling back to userspaceChris Wilson2-0/+7
2014-11-07drm/i915: Request PIN_GLOBAL when pinning a vma for GTT relocationsChris Wilson2-2/+5
2014-11-07drm/i915: Only mark as map-and-fenceable when bound into the GGTTChris Wilson1-14/+25
2014-11-07drm/i915: Use vblank evade mechanism in mmio_flipAnder Conselvan de Oliveira3-7/+39
2014-11-07drm/i915: Remove modeset lock check from intel_pipe_update_start()Ander Conselvan de Oliveira1-2/+0
2014-11-07drm/i915: Add kerneldoc for intel_pipe_update_{start, end}Ander Conselvan de Oliveira1-0/+25
2014-11-07drm/i915: Remove redundant parameter to i915_gem_object_wait_rendering__tail()John Harrison1-4/+3
2014-11-07drm/i915: fix RPS on runtime suspendPaulo Zanoni1-7/+3
2014-11-07drm/i915: fix "Unexpected fault" error message line breakPaulo Zanoni1-1/+1
2014-11-07drm/i915: Kill leftover GTIIR writes from valleyview_irq_preinstall()Ville Syrjälä1-4/+0
2014-11-07drm/i915: Drop useless VLV_IIR writes from vlv_display_irq_postinstall()Ville Syrjälä1-3/+0
2014-11-07drm/i914: Refactor vlv_display_irq_postinstall()Ville Syrjälä1-3/+8
2014-11-07drm/i915: Refactor vlv_display_irq_reset()Ville Syrjälä1-23/+17
2014-11-07drm/i915: Make valleyview_display_irqs_(un)install() work for chvVille Syrjälä1-10/+17
2014-11-07drm/i915: Call gen5_gt_irq_reset() from valleyview_irq_uninstall()Ville Syrjälä1-0/+2
2014-11-07drm/i915: Use GEN5_IRQ_RESET() on vlv/chvVille Syrjälä1-20/+5
2014-11-07drm/i915: Use a consistent order between IIR, IER, IMR writes on vlv/chvVille Syrjälä1-11/+18
2014-11-07drm/i915: Drop the extra GEN8_PCU_IIR posting read from cherryview_irq_preins...Ville Syrjälä1-2/+0
2014-11-07drm/i915: Use gen8_gt_irq_reset() in cherryview_irq_uninstall()Ville Syrjälä1-26/+2
2014-11-07drm/i915: Use DPINVGTT_STATUS_MASKVille Syrjälä1-1/+1
2014-11-07drm/i915: Apply some ocd for IMR vs. IER order during irq enableVille Syrjälä1-4/+4
2014-11-07drm/i915: Make intel_pin_and_fence_fb_obj take plane and framebufferTvrtko Ursulin4-24/+25
2014-11-07drm/i915/bdw: Setup global hardware status page in execlists modeThomas Daniel1-8/+26
generated by cgit v1.2.3 (git 2.39.1) at 2025-01-09 11:27:33 +0100