summaryrefslogtreecommitdiffstats
path: root/lib/cpu_rmap.c (unfollow)
Commit message (Expand)AuthorFilesLines
2016-11-12clk: hisilicon: add CRG driver for Hi3798CV200 SoCJiancheng Xue6-4/+454
2016-11-11clk: qcom: Add support for RPM ClocksGeorgi Djakov5-0/+528
2016-11-11clk: qcom: Add support for SMD-RPM ClocksGeorgi Djakov5-0/+668
2016-11-11clk: qcom: Always add factor clock for xo clocksGeorgi Djakov1-9/+6
2016-11-11clk: qcom: Add support for msm8994 global clock controllerBastian Köcher3-0/+2309
2016-11-10dt-bindings: qcom: clocks: Add msm8994 clock bindingsJeremy McNicoll2-0/+138
2016-11-10clk: tegra: dfll: Use builtin_platform_driver to simplify the codeWei Yongjun1-6/+1
2016-11-10clk: qcom: ipq806x: Fix board clk ratesStephen Boyd1-2/+2
2016-11-09clk: pxa: Use __iomem properly and staticize lock variableStephen Boyd2-5/+6
2016-11-09clk: gate: fix coding styleUwe Kleine-König1-2/+2
2016-11-09clk: pxa: fix pxa2xx_determine_rate returnArnd Bergmann1-11/+12
2016-11-09reset: mediatek: Add MT2701 reset driverShunli Wang2-4/+16
2016-11-09clk: mediatek: Add MT2701 clock supportShunli Wang14-5/+1797
2016-11-08clk: pxa mark dummy helper as 'inline'Arnd Bergmann1-1/+1
2016-11-04clk: ti: make clk-dra7-atl explicitly non-modularPaul Gortmaker1-17/+3
2016-11-04clk: tegra: make clk-tegra124-dfll-fcpu explicitly non-modularPaul Gortmaker1-14/+2
2016-11-04clk: mvebu: make ap806-system-controller explicitly non-modularPaul Gortmaker1-20/+3
2016-11-04clk: mvebu: make cp110-system-controller explicitly non-modularPaul Gortmaker1-32/+3
2016-11-04clk: pxa: transfer CPU clock setting from pxa2xx-cpufreqRobert Jarzmik4-27/+414
2016-11-02clk: qcom: Add freq tables for a few rcgsRajendra Nayak1-0/+25
2016-11-02clk: qcom: Add .is_enabled ops for clk-alpha-pllRajendra Nayak1-0/+26
2016-11-02clk: renesas: r8a7796: Add DU and LVDS clocksLaurent Pinchart1-0/+4
2016-11-02clk: renesas: r8a7796: Add VSP clocksLaurent Pinchart1-0/+5
2016-11-02clk: renesas: r8a7796: Add FCP clocksLaurent Pinchart1-0/+8
2016-11-02clk: renesas: cpg-mssr: Remove bogus commas from error messagesGeert Uytterhoeven1-2/+2
2016-11-02clk: renesas: r8a7796: Add DRIF clockRamesh Shanmugasundaram1-0/+8
2016-11-02clk: qcom: Enable FSM mode for votable alpha PLLsRajendra Nayak5-28/+38
2016-11-02clk: qcom: handle alpha PLLs with 16bit alpha val registersRajendra Nayak2-7/+18
2016-11-02clk: qcom: Add support to initialize alpha pllsRajendra Nayak2-0/+51
2016-11-02clk: qcom: Add support for alpha pll hwfsm opsRajendra Nayak2-12/+93
2016-11-02clk: qcom: ipq4019: changed i2c freq tableAbhishek Sahu1-2/+1
2016-11-02clk: pxa: export core clocksRobert Jarzmik2-8/+14
2016-11-02clk: pxa: b bit of clkcfg means fast busRobert Jarzmik1-2/+2
2016-11-02clk: pxa: core pll is not affected by t bitRobert Jarzmik2-4/+2
2016-11-02clk: pxa: remove unused variablesRobert Jarzmik1-5/+2
2016-11-02clk: qoriq: add ls1046a supportMingkai Hu1-0/+41
2016-11-02clk: qcom: lcc-ipq806x: Fixup overriding val in regmap_read callAxel Lin1-1/+1
2016-11-02clk: mmp: pxa910: fix return value check in pxa910_clk_init()Wei Yongjun1-2/+2
2016-11-02clk: mmp: pxa168: fix return value check in pxa168_clk_init()Wei Yongjun1-1/+1
2016-11-02clk: mmp: mmp2: fix return value check in mmp2_clk_init()Wei Yongjun1-1/+1
2016-11-02clk: tegra: dfll: improve function-level documentationJulia Lawall1-5/+5
2016-11-02clk: keystone: improve function-level documentationJulia Lawall1-2/+2
2016-11-02clk: mvebu: migrate CP110 system controller to clk_hw API and registrationMarcin Wojtas1-78/+72
2016-11-02clk: Enable compile testing for s2mps11 and max77686Krzysztof Kozlowski1-2/+2
2016-11-02clk: renesas: cpg-mssr: Fix inverted debug checkGeert Uytterhoeven1-2/+2
2016-11-02clk: nxp: clk-lpc18xx-ccu: Unmap region obtained by of_iomapArvind Yadav1-1/+4
2016-11-02clk: lpc32xx: add a quirk for PWM and MS clock dividersVladimir Zapolskiy1-4/+28
2016-11-02clk: qoriq: Don't allow CPU clocks higher than starting valueScott Wood1-5/+8
2016-11-02clk: qcom: mmcc-8996: Add gpu gdscsRajendra Nayak1-0/+24
2016-11-02clk: qcom: Handle the clamp_io assert/deassert sequenceRajendra Nayak2-1/+27