index
:
linux
master
linux
Fast-forward packages
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
mm
/
secretmem.c
(
unfollow
)
Commit message (
Expand
)
Author
Files
Lines
2023-02-15
riscv: ftrace: Remove wasted nops for !RISCV_ISA_C
Guo Ren
1
-0
/
+4
2023-02-15
riscv: ftrace: Fixup panic by disabling preemption
Andy Chiu
1
-1
/
+1
2023-02-15
RISC-V: remove toolchain version checks for Zicbom
Conor Dooley
2
-11
/
+0
2023-02-15
RISC-V: replace cbom instructions with an insn-def
Conor Dooley
2
-1
/
+14
2023-02-15
RISC-V: insn-def: Add I-type insn-def
Andrew Jones
1
-0
/
+46
2023-02-15
dt-bindings: riscv: add a capacity-dmips-mhz cpu property
Conor Dooley
1
-0
/
+6
2023-02-15
dt-bindings: arm: move cpu-capacity to a shared loation
Conor Dooley
4
-5
/
+5
2023-02-15
riscv: Fix Zbb alternative IDs
Samuel Holland
4
-8
/
+3
2023-02-15
riscv: Fix early alternative patching
Samuel Holland
1
-3
/
+1
2023-02-15
RISC-V: re-order Kconfig selects alphanumerically
Conor Dooley
1
-24
/
+24
2023-02-15
Documentation: riscv: fix insufficient list item indent
Conor Dooley
1
-4
/
+4
2023-02-01
riscv: remove riscv_isa_ext_keys[] array and related usage
Jisheng Zhang
2
-41
/
+0
2023-02-01
riscv: KVM: Switch has_svinval() to riscv_has_extension_unlikely()
Andrew Jones
1
-2
/
+1
2023-02-01
riscv: cpu_relax: switch to riscv_has_extension_likely()
Jisheng Zhang
1
-1
/
+1
2023-02-01
riscv: alternative: patch alternatives in the vDSO
Jisheng Zhang
4
-5
/
+40
2023-02-01
riscv: switch to relative alternative entries
Jisheng Zhang
5
-23
/
+36
2023-02-01
riscv: module: Add ADD16 and SUB16 rela types
Andrew Jones
1
-0
/
+16
2023-02-01
riscv: module: move find_section to module.h
Jisheng Zhang
2
-15
/
+16
2023-02-01
riscv: fpu: switch has_fpu() to riscv_has_extension_likely()
Jisheng Zhang
1
-1
/
+2
2023-02-01
riscv: introduce riscv_has_extension_[un]likely()
Jisheng Zhang
1
-0
/
+37
2023-02-01
riscv: cpufeature: extend riscv_cpufeature_patch_func to all ISA extensions
Jisheng Zhang
2
-62
/
+11
2023-02-01
riscv: hwcap: make ISA extension ids can be used in asm
Jisheng Zhang
1
-24
/
+21
2023-02-01
riscv: cpufeature: detect RISCV_ALTERNATIVES_EARLY_BOOT earlier
Jisheng Zhang
1
-0
/
+3
2023-02-01
riscv: move riscv_noncoherent_supported() out of ZICBOM probe
Jisheng Zhang
2
-1
/
+3
2023-01-31
RISC-V: add zbb support to string functions
Heiko Stuebner
8
-1
/
+334
2023-01-31
RISC-V: add infrastructure to allow different str* implementations
Heiko Stuebner
7
-0
/
+134
2023-01-25
riscv: Move call to init_cpu_topology() to later initialization stage
Ley Foon Tan
1
-1
/
+2
2023-01-25
RISC-V: Fix do_notify_resume / do_work_pending prototype
Heiko Stuebner
1
-1
/
+1
2023-01-25
riscv/kprobe: Fix instruction simulation of JALR
Liao Chang
1
-2
/
+2
2023-01-25
riscv: fix jal offsets in patched alternatives
Jisheng Zhang
2
-0
/
+54
2023-01-25
RISC-V: Kconfig: Remove trailing whitespace
Geert Uytterhoeven
1
-1
/
+1
2023-01-25
riscv: pgtable: Fixup comment for KERN_VIRT_SIZE
Guo Ren
1
-1
/
+1
2023-01-20
riscv: fix -Wundef warning for CONFIG_RISCV_BOOT_SPINWAIT
Masahiro Yamada
1
-1
/
+1
2023-01-20
MAINTAINERS: add an IRC entry for RISC-V
Conor Dooley
1
-0
/
+1
2023-01-20
RISC-V: fix compile error from deduplicated __ALTERNATIVE_CFG_2
Heiko Stuebner
1
-1
/
+1
2023-01-18
Documentation: riscv: add a section about ISA string ordering in /proc/cpuinfo
Conor Dooley
1
-0
/
+42
2023-01-18
RISC-V: resort all extensions in consistent orders
Conor Dooley
3
-9
/
+13
2023-01-18
RISC-V: clarify ISA string ordering rules in cpu.c
Conor Dooley
1
-13
/
+36
2023-01-18
RISC-V: fix incorrect type of ARCH_CANAAN_K210_DTB_SOURCE
Conor Dooley
1
-1
/
+2
2023-01-06
dt-bindings: riscv: fix single letter canonical order
Conor Dooley
1
-1
/
+1
2023-01-06
dt-bindings: riscv: fix underscore requirement for multi-letter extensions
Conor Dooley
1
-1
/
+1
2023-01-05
riscv: uaccess: fix type of 0 variable on error in get_user()
Ben Dooks
1
-1
/
+1
2023-01-05
riscv, kprobes: Stricter c.jr/c.jalr decoding
Björn Töpel
1
-2
/
+2
2022-12-29
RISC-V: fix auipc-jalr addresses in patched alternatives
Heiko Stuebner
3
-1
/
+63
2022-12-29
RISC-V: add helpers for handling immediates in U-type and I-type pairs
Heiko Stuebner
1
-0
/
+48
2022-12-29
RISC-V: add rd reg parsing to insn.h header
Heiko Stuebner
1
-0
/
+5
2022-12-29
RISC-V: add U-type imm parsing to insn.h header
Heiko Stuebner
1
-0
/
+13
2022-12-29
RISC-V: kprobes: use central defined funct3 constants
Heiko Stuebner
1
-13
/
+6
2022-12-29
RISC-V: rename parse_asm.h to insn.h
Heiko Stuebner
3
-2
/
+2
2022-12-29
RISC-V: Move riscv_insn_is_* macros into a common header
Heiko Stuebner
3
-62
/
+55
[next]