summaryrefslogtreecommitdiffstats
path: root/mm (unfollow)
Commit message (Expand)AuthorFilesLines
2018-10-01arm64: docs: Fix typos in ELF hwcapsGiacomo Travaglini1-4/+4
2018-10-01arm64/kprobes: remove an extra semicolon in arch_prepare_kprobezhong jiang1-1/+1
2018-10-01arm64/numa: Unify common error path in numa_init()Anshuman Khandual1-4/+7
2018-10-01arm64/numa: Report correct memblock range for the dummy nodeAnshuman Khandual1-1/+1
2018-10-01arm64/mm: Define esr_to_debug_fault_info()Anshuman Khandual1-1/+7
2018-10-01arm64/mm: Reorganize arguments for is_el1_permission_fault()Anshuman Khandual1-5/+4
2018-10-01arm64/mm: Use ESR_ELx_FSC macro while decoding fault exceptionAnshuman Khandual1-1/+1
2018-10-01arm64: arch_timer: Add workaround for ARM erratum 1188873Marc Zyngier5-1/+39
2018-10-01arm64: compat: Add CNTFRQ trap handlerMarc Zyngier2-0/+16
2018-10-01arm64: compat: Add CNTVCT trap handlerMarc Zyngier2-0/+19
2018-10-01arm64: compat: Add cp15_32 and cp15_64 handler arraysMarc Zyngier1-0/+28
2018-10-01arm64: compat: Add condition code checks and IT advanceMarc Zyngier1-0/+85
2018-10-01arm64: compat: Add separate CP15 trapping hookMarc Zyngier2-2/+26
2018-10-01arm64: Add decoding macros for CP15_32 and CP15_64 trapsMarc Zyngier1-0/+52
2018-10-01arm64: remove unused asm/compiler.h header fileArd Biesheuvel4-33/+0
2018-10-01arm64: compat: Provide definition for COMPAT_SIGMINSTKSZWill Deacon1-0/+1
2018-10-01signal: Introduce COMPAT_SIGMINSTKSZ for use in compat_sys_sigaltstackWill Deacon2-5/+12
2018-10-01perf: Convert to using %pOFn instead of device_node.nameRob Herring1-3/+3
2018-09-25arm64/mm: move runtime pgds to rodataJun Yao2-21/+24
2018-09-25arm64/mm: use fixmap to modify swapper_pg_dirJun Yao2-8/+53
2018-09-25arm64/mm: Separate boot-time page tables from swapper_pg_dirJun Yao6-33/+21
2018-09-25arm64/mm: Pass ttbr1 as a parameter to __enable_mmu()Jun Yao2-9/+12
2018-09-24arm64: lse: remove -fcall-used-x0 flagTri Vo1-1/+1
2018-09-21arm64: Remove unused VGA console supportAndrew Murray1-4/+0
2018-09-21arm64: Kconfig: Remove ARCH_HAS_HOLES_MEMORYMODELJames Morse3-8/+1
2018-09-21arm64/cpufeatures: Emulate MRS instructions by parsing ESR_ELx.ISSAnshuman Khandual2-0/+29
2018-09-21arm64/cpufeatures: Factorize emulate_mrs()Anshuman Khandual2-10/+16
2018-09-21arm64/cpufeatures: Introduce ESR_ELx_SYS64_ISS_RT()Anshuman Khandual3-5/+7
2018-09-19arm64: cpu_errata: Remove ARM64_MISMATCHED_CACHE_LINE_SIZEWill Deacon3-20/+7
2018-09-18arm64: KVM: Enable Common Not Private translationsVladimir Murzin6-2/+17
2018-09-18arm64: mm: Support Common Not Private translationsVladimir Murzin9-6/+88
2018-09-17arm64: sysreg: Clean up instructions for modifying PSTATE fieldsSuzuki K Poulose2-13/+23
2018-09-14arm64: fix for bad_mode() handler to always result in panicHari Vyas1-1/+0
2018-09-14arm64: force_signal_inject: WARN if called from kernel contextWill Deacon1-1/+4
2018-09-14arm64: cpu: Move errata and feature enable callbacks closer to callersWill Deacon5-29/+28
2018-09-14KVM: arm64: Set SCTLR_EL2.DSSBS if SSBD is forcefully disabled and !vheWill Deacon2-0/+22
2018-09-14arm64: ssbd: Add support for PSTATE.SSBS rather than trapping to EL3Will Deacon8-2/+106
2018-09-14arm64: entry: Allow handling of undefined instructions from EL1Will Deacon2-5/+8
2018-09-14arm64: ssbd: Drop #ifdefs for PR_SPEC_STORE_BYPASSWill Deacon1-3/+0
2018-09-14arm64: cpufeature: Detect SSBS and advertise to userspaceWill Deacon5-7/+33
2018-09-14arm64: Fix silly typo in commentWill Deacon1-1/+1
2018-09-11arm64: tlb: Rewrite stale comment in asm/tlbflush.hWill Deacon1-25/+55
2018-09-11arm64: tlb: Avoid synchronous TLBIs when freeing page tablesWill Deacon3-14/+1
2018-09-11arm64: tlb: Adjust stride and type of TLBI according to mmu_gatherWill Deacon1-9/+10
2018-09-11arm64: tlb: Remove redundant !CONFIG_HAVE_RCU_TABLE_FREE codeWill Deacon1-9/+3
2018-09-11arm64: tlbflush: Allow stride to be specified for __flush_tlb_range()Will Deacon2-7/+10
2018-09-11arm64: tlb: Justify non-leaf invalidation in flush_tlb_range()Will Deacon1-0/+4
2018-09-11arm64: pgtable: Implement p[mu]d_valid() and check in set_p[mu]d()Will Deacon1-2/+8
2018-09-11arm64: tlb: Add DSB ISHST prior to TLBI in __flush_tlb_[kernel_]pgtable()Will Deacon1-0/+2
2018-09-11arm64: tlb: Use last-level invalidation in flush_tlb_kernel_range()Will Deacon1-1/+1
generated by cgit v1.2.3 (git 2.39.1) at 2025-01-01 02:20:23 +0100