summaryrefslogtreecommitdiffstats
path: root/mm (unfollow)
Commit message (Expand)AuthorFilesLines
2017-08-31clk: ux500: prcc: constify clk_ops.Arvind Yadav1-3/+3
2017-08-31clk: ux500: sysctrl: constify clk_ops.Arvind Yadav1-4/+4
2017-08-31clk: ux500: prcmu: constify clk_ops.Arvind Yadav1-7/+7
2017-08-24clk: msm8996-gcc: add missing smmu clksSrinivas Kandagatla2-0/+30
2017-08-24clk: tegra: Fix Tegra210 PLLU initializationAlex Frid1-2/+4
2017-08-24clk: tegra: Correct Tegra210 UTMIPLL poweron delayAlex Frid1-3/+3
2017-08-24clk: tegra: Fix T210 PLLRE registrationAlex Frid1-20/+1
2017-08-24clk: tegra: Update T210 PLLSS (D2/DP) registrationAlex Frid1-39/+9
2017-08-24clk: tegra: Re-factor T210 PLLX registrationAlex Frid4-49/+10
2017-08-24clk: tegra: don't warn for pll_d2 defaults unnecessarilyPeter De Schrijver1-2/+4
2017-08-24clk: tegra: change post IDDQ release delay to 5usPeter De Schrijver1-1/+1
2017-08-24clk: tegra: Add TEGRA_PERIPH_ON_APB flag to I2CAlex Frid1-1/+2
2017-08-24clk: tegra: Fix T210 effective NDIV calculationAlex Frid1-4/+5
2017-08-24clk: tegra: Init cfg structure in _get_pll_mnpPeter De Schrijver1-0/+2
2017-08-24clk: tegra210: remove non-existing VFIR clockPeter De Schrijver1-1/+0
2017-08-24clk: tegra: disable SSC for PLL_D2Peter De Schrijver1-1/+1
2017-08-24clk: tegra: Enable PLL_SS for Tegra210Peter De Schrijver1-1/+1
2017-08-24clk: tegra: fix SS control on PLL enable/disablePeter De Schrijver1-20/+24
2017-08-24clk: qcom: msm8916: Fix bimc gpu clock opsGeorgi Djakov1-1/+1
2017-08-24clk: ti: make clk_ops constBhumika Goyal3-4/+4
2017-08-24clk: rockchip: Mark rockchip_fractional_approximation staticStephen Boyd1-1/+1
2017-08-22clk: rockchip: fix the rv1108 clk_mac sel register descriptionElaine Zhang1-1/+1
2017-08-22clk: rockchip: rename rv1108 macphy clock to macElaine Zhang2-9/+9
2017-08-22clk: rockchip: add rv1108 ACLK_GMAC and PCLK_GMAC clocksElaine Zhang1-0/+2
2017-08-22clk: rockchip: add rk3228 SCLK_SDIO_SRC clk idElaine Zhang1-1/+1
2017-08-22clk: rockchip: add rv1108 ACLK_GAMC and PCLK_GMAC IDElaine Zhang1-0/+2
2017-08-22clk: rockchip: add rk3228 sclk_sdio_src IDElaine Zhang1-0/+1
2017-08-19clk: sunxi-ng: support R40 SoCIcenowy Zheng6-0/+1682
2017-08-19dt-bindings: add compatible string for Allwinner R40 CCUIcenowy Zheng1-0/+1
2017-08-17clk: renesas: r8a7796: Add USB3.0 clockHiromitsu Yamasaki1-0/+1
2017-08-17clk: renesas: rcar-usb2-clock-sel: Add R-Car USB 2.0 clock selector PHYYoshihiro Shimoda4-0/+249
2017-08-16clk: renesas: cpg-mssr: Add R8A77995 supportGeert Uytterhoeven6-1/+251
2017-08-16clk: renesas: rcar-gen3: Add support for SCCG/Clean peripheral clocksGeert Uytterhoeven2-1/+26
2017-08-16clk: renesas: rcar-gen3: Add divider support for PLL1 and PLL3Geert Uytterhoeven4-37/+41