summaryrefslogtreecommitdiffstats
path: root/net/ipv4/inetpeer.c (unfollow)
Commit message (Expand)AuthorFilesLines
2013-11-01drm/i915: Enable DP port CRC for the "auto" source on g4x/vlvDaniel Vetter1-2/+17
2013-11-01drm/i915: scramble reset support for DP port CRC on vlvDaniel Vetter1-0/+46
2013-11-01drm/i915: scramble reset support for DP port CRC on g4xDaniel Vetter2-0/+60
2013-11-01drm/i916: add "auto" pipe CRC sourceDaniel Vetter2-15/+77
2013-10-31drm/i915: use the correct register when turning VDD offPaulo Zanoni1-2/+2
2013-10-31drm/i915: add back checking for i915_disable_power_wellImre Deak1-1/+1
2013-10-31drm/i915/vlv: Fix typo in the DPIO register define.Chon Ming Lee1-1/+1
2013-10-31drm/i915: reduce eDP VDD message verbosePaulo Zanoni1-5/+5
2013-10-31drm/i915: turn the eDP VDD on for any i2c transactionsPaulo Zanoni1-12/+17
2013-10-30drm/i915: refactor ilk display interrupt handlingDaniel Vetter2-31/+26
2013-10-30drm/i915: use enum pipe consistently in i915_irq.cDaniel Vetter2-20/+21
2013-10-30drm/i915: Capture batchbuffer state upon GPU hangChris Wilson3-1/+5
2013-10-30drm/i915: handle faked missed interrupts as simulated hangs, tooDaniel Vetter1-2/+6
2013-10-29drm/i915: rename i915_init_power_well to init_power_domains_initImre Deak4-13/+13
2013-10-28drm/i915: Clamp cursor coordinates to int16_t rangeVille Syrjälä1-2/+2
2013-10-27drm/i915: remove device field from struct power_wellImre Deak2-10/+20
2013-10-27drm/i915: use power get/put instead of set for power on after initImre Deak6-39/+28
2013-10-27drm/i915: prepare for multiple power wellsImre Deak2-24/+42
2013-10-27drm/i915: Remove WaFbcDisableDpfcClockGating on HSWBen Widawsky2-13/+0
2013-10-27drm/i915: Remove WaFbcDisableDpfcClockGating on IVBBen Widawsky1-10/+0
2013-10-27drm/i915: Convert straggling MCHBAR registersBen Widawsky2-5/+5
2013-10-22drm/i915: Use a spin lock to protect the pipe crc structDamien Lespiau3-25/+58
2013-10-22drm/i915: Move the pipe CRC stuff to other pipe dataDaniel Vetter1-4/+4
2013-10-21drm/i915: enable only the needed power domains during modesetImre Deak2-5/+42
2013-10-21drm/i915: factor out modeset_update_power_wellsImre Deak1-1/+5
2013-10-21drm/i915: change power_well->lock to be mutexImre Deak2-14/+14
2013-10-21drm/i915: factor out is_always_on_domainImre Deak2-54/+38
2013-10-21drm/i915: make the intel_display_power_domain enum compactImre Deak1-2/+4
2013-10-21drm/i915: bikeshed the pipe CRC irq functions a bitDaniel Vetter1-34/+37
2013-10-21drm/i915: Wire up CRC for vlvDaniel Vetter1-3/+25
2013-10-21drm/i915: Wire up gen2 CRC supportDaniel Vetter2-2/+22
2013-10-21drm/i915: Wire up CRC support for gen3/4Daniel Vetter1-2/+42
2013-10-21drm/i915: Add new CRC sourcesDaniel Vetter2-6/+15
2013-10-21drm/i915: Fix PIPE_CRC_CTL for vlvDaniel Vetter1-2/+1
2013-10-21drm/i915: Enable CRC interrupts on pre-gen5/vlvDaniel Vetter1-1/+20
2013-10-21drm/i915: Wire up CRC interrupts for pre-gen5/vlvDaniel Vetter1-6/+16
2013-10-21drm/i915: CRC source selection #defines for gmch/vlv chipsDaniel Vetter1-0/+22
2013-10-21drm/i915: Adjust CRC capture for pre-gen5/vlvDaniel Vetter2-24/+34
2013-10-21drm/i915: Whitespace alignment fix for block header in display error stateChris Wilson1-1/+1
2013-10-21drm/i915: fix open-coded DIV_ROUND_UPPaulo Zanoni2-3/+3
2013-10-21drm/i915: Print RC6 info less oftenBen Widawsky2-32/+43
2013-10-18drm/i915/dp: don't mention eDP bpp clamping if it doesn't affect bppJani Nikula1-2/+3
2013-10-18drm/i915: remove dead code in ironlake_crtc_mode_setDaniel Vetter1-5/+0
2013-10-18drm/i915: crc support for hswDaniel Vetter3-20/+27
2013-10-18drm/i915: fix CRC debugfs setupDaniel Vetter1-2/+1
2013-10-18drm/i915: wait one vblank when disabling CRCsDaniel Vetter1-0/+2
2013-10-18drm/i915: use ->get_vblank_counter for the crc frame counterDaniel Vetter1-6/+4
2013-10-18drm/i915: wire up CRC interrupt for ilk/snbDaniel Vetter4-19/+84
2013-10-18drm/i915: add CRC #defines for ilk/snbDaniel Vetter1-11/+35
2013-10-18drm/i915: extract display_pipe_crc_updateDaniel Vetter1-7/+23
generated by cgit v1.2.3 (git 2.39.1) at 2025-01-14 05:28:10 +0100