summaryrefslogtreecommitdiffstats
path: root/sound (unfollow)
Commit message (Expand)AuthorFilesLines
2011-01-17drm/nvc0: enable protection of system-use-only structures in vmBen Skeggs4-5/+10
2011-01-17drm/nv40: initialise 0x17xx on all chipsets that have itBen Skeggs1-12/+2
2011-01-17drm/nv40: make detection of 0x4097-ful chipsets available everywhereBen Skeggs3-18/+20
2011-01-07drm/nouveau: fix hwmon device bindingLucas Stach1-2/+1
2011-01-07drm/nouveau: create grctx on the fly on all chipsetsBen Skeggs4-12/+14
2011-01-06drm/nvc0: fix init without firmware presentBen Skeggs1-5/+3
2011-01-01drm/nvc0/pgraph: fix 0x406028/0x405870 initBen Skeggs1-3/+7
2010-12-31drm/nvc0/pgraph: more unit namesBen Skeggs1-6/+6
2010-12-31drm/nvc0/pfifo: support for chipsets with only one PSUBFIFO (0xc1)Ben Skeggs1-6/+12
2010-12-30drm/nvc0: reserve only subc 0 for kernel useBen Skeggs2-9/+15
2010-12-30drm/nv50: sync up gr data error names with rnn, use for nvc0 alsoBen Skeggs3-13/+44
2010-12-30drm/nvc0: parse a couple more PGRAPH_INTRBen Skeggs1-0/+16
2010-12-29drm/nvc0: nuke left-over debug messagesBen Skeggs2-3/+0
2010-12-29drm/nvc0: kill off a couple more magicsBen Skeggs3-19/+21
2010-12-27drm/nouveau: Validate channel indices passed from userspace.Michel Hermier1-0/+3
2010-12-27drm/nouveau: Only select ACPI_VIDEO if its dependencies are metBen Hutchings1-1/+1
2010-12-21drm/nvc0: accelerate ttm buffer movesBen Skeggs1-1/+56
2010-12-21drm/nvc0: initial support for tiled buffer objectsBen Skeggs5-25/+62
2010-12-21drm/nvc0: implement fbcon accelerationBen Skeggs4-6/+300
2010-12-21drm/nvc0: implement pgraph engine hooksBen Skeggs6-3/+3631
2010-12-21drm/nvc0: implement pfifo engine hooksBen Skeggs2-0/+361
2010-12-21drm/nvc0: implement fencingBen Skeggs1-8/+20
2010-12-21drm/nvc0: fix channel dma init pathsBen Skeggs3-10/+38
2010-12-21drm/nvc0: skip dma object creation for drm channelBen Skeggs1-0/+5
2010-12-21drm/nvc0: implement channel structure initialisationBen Skeggs1-4/+20
2010-12-21drm/nvc0: gpuobj_new need only check validity and init the relevant engineBen Skeggs1-4/+11
2010-12-21drm/nvc0: reject the notifier_alloc ioctlBen Skeggs1-0/+5
2010-12-21drm/nvc0: create shared channel vmBen Skeggs1-0/+16
2010-12-21drm/nvc0: initial vm implementation, use for bar1/bar3 managementBen Skeggs8-204/+266
2010-12-21drm/nvc0: import initial vm backendBen Skeggs7-7/+169
2010-12-21drm/nouveau: modify vm to accomodate dual page tables for nvc0Ben Skeggs4-75/+65
2010-12-20drm/nv50: add missing license header to nv50_fbcon.cBen Skeggs1-0/+24
2010-12-21drm/nv50: fix smatch warning in nv50_vram.cBen Skeggs1-1/+2
2010-12-21drm/nouveau: sizeof() vs ARRAY_SIZE()Dan Carpenter1-1/+1
2010-12-16drm/radeon/kms: properly print ontario chip idAlex Deucher1-0/+1
2010-12-16drm/radeon/kms: fix vram start calculation on ontario (v2)Alex Deucher4-13/+8
2010-12-16drm/ttm: delay freeing of old node during move_memcpy until after iounmapBen Skeggs1-1/+1
2010-12-16drm/radeon: add initial tracepoint support.Dave Airlie5-1/+101
2010-12-16drm/nv50: fix a couple of vm init issuesFrancisco Jerez1-6/+7
2010-12-08drm/nv04-nv40: Fix up PCI(E) GART DMA object bus address calculation.Francisco Jerez3-18/+10
2010-12-08drm/nouveau: kick vram functions out into an "engine"Ben Skeggs7-51/+74
2010-12-08drm/nouveau: allow gpuobj vinst to be a virtual address when necessaryBen Skeggs2-2/+24
2010-12-08drm/nv50: tidy up PCIEGART implementationBen Skeggs5-95/+79
2010-12-08drm/nv50: enable non-contig vram allocations where requestedBen Skeggs1-1/+5
2010-12-08drm/nv50: enable 4KiB pages for small vram allocationsBen Skeggs2-19/+25
2010-12-08drm/nv50: implement global channel address space on new VM codeBen Skeggs13-216/+86
2010-12-08drm/nv50: implement BAR1/BAR3 management on top of new VM codeBen Skeggs4-153/+162
2010-12-08drm/nv50: import new vm codeBen Skeggs11-22/+714
2010-12-08drm/nv50: implement custom vram mmBen Skeggs8-122/+650
2010-12-08drm/nouveau: Avoid potential race between nouveau_fence_update() and context ...Francisco Jerez1-8/+11
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-28 10:59:39 +0100