From 0bd8fa260821f34a64163c01a74f293745527cef Mon Sep 17 00:00:00 2001 From: Maxime Ripard Date: Mon, 11 Jul 2016 22:34:47 +0200 Subject: clk: sunxi-ng: h3: Fix audio clock divider offset The code had a typo and got the wrong offset for the hardcoded divider, fix that. Signed-off-by: Maxime Ripard Reported-by: Jean-Francois Moine Reported-by: Chen-Yu Tsai Signed-off-by: Michael Turquette Link: lkml.kernel.org/r/20160711203448.18062-1-maxime.ripard@free-electrons.com --- drivers/clk/sunxi-ng/ccu-sun8i-h3.c | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) (limited to 'drivers/clk') diff --git a/drivers/clk/sunxi-ng/ccu-sun8i-h3.c b/drivers/clk/sunxi-ng/ccu-sun8i-h3.c index bcc0a95549d3..9af359544110 100644 --- a/drivers/clk/sunxi-ng/ccu-sun8i-h3.c +++ b/drivers/clk/sunxi-ng/ccu-sun8i-h3.c @@ -817,8 +817,8 @@ static void __init sun8i_h3_ccu_setup(struct device_node *node) /* Force the PLL-Audio-1x divider to 4 */ val = readl(reg + SUN8I_H3_PLL_AUDIO_REG); - val &= ~GENMASK(4, 0); - writel(val | 3, reg + SUN8I_H3_PLL_AUDIO_REG); + val &= ~GENMASK(19, 16); + writel(val | (3 << 16), reg + SUN8I_H3_PLL_AUDIO_REG); sunxi_ccu_probe(node, reg, &sun8i_h3_ccu_desc); } -- cgit v1.2.3