Documentation/devicetree/bindings/clock/sophgo,sg2042-clkgen.yaml


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61

# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/clock/sophgo,sg2042-clkgen.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Sophgo SG2042 Clock Generator for divider/mux/gate

maintainers:
  - Chen Wang <unicorn_wang@outlook.com>

properties:
  compatible:
    const: sophgo,sg2042-clkgen

  reg:
    maxItems: 1

  clocks:
    items:
      - description: Main PLL
      - description: Fixed PLL
      - description: DDR PLL 0
      - description: DDR PLL 1

  clock-names:
    items:
      - const: mpll
      - const: fpll
      - const: dpll0
      - const: dpll1

  '#clock-cells':
    const: 1
    description:
      See <dt-bindings/clock/sophgo,sg2042-clkgen.h> for valid indices.

required:
  - compatible
  - reg
  - clocks
  - clock-names
  - '#clock-cells'

additionalProperties: false

examples:
  - |
    clock-controller@30012000 {
      compatible = "sophgo,sg2042-clkgen";
      reg = <0x30012000 0x1000>;
      clocks = <&pllclk 0>,
               <&pllclk 1>,
               <&pllclk 2>,
               <&pllclk 3>;
      clock-names = "mpll",
                    "fpll",
                    "dpll0",
                    "dpll1";
      #clock-cells = <1>;
    };