summaryrefslogtreecommitdiffstats
path: root/include/asm-arm/arch-iop32x/irqs.h
blob: 9fefcf3372b1701749ba94a1fa45b8037b3c940a (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
/*
 * linux/include/asm-arm/arch-iop32x/irqs.h
 *
 * Author:	Rory Bolt <rorybolt@pacbell.net>
 * Copyright:	(C) 2002 Rory Bolt
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 */
#ifndef _IRQS_H_
#define _IRQS_H_

/*
 * IOP80321 chipset interrupts
 */
#define IRQ_IOP321_DMA0_EOT	0
#define IRQ_IOP321_DMA0_EOC	1
#define IRQ_IOP321_DMA1_EOT	2
#define IRQ_IOP321_DMA1_EOC	3
#define IRQ_IOP321_AA_EOT	6
#define IRQ_IOP321_AA_EOC	7
#define IRQ_IOP321_CORE_PMON	8
#define IRQ_IOP321_TIMER0	9
#define IRQ_IOP321_TIMER1	10
#define IRQ_IOP321_I2C_0	11
#define IRQ_IOP321_I2C_1	12
#define IRQ_IOP321_MESSAGING	13
#define IRQ_IOP321_ATU_BIST	14
#define IRQ_IOP321_PERFMON	15
#define IRQ_IOP321_CORE_PMU	16
#define IRQ_IOP321_BIU_ERR	17
#define IRQ_IOP321_ATU_ERR	18
#define IRQ_IOP321_MCU_ERR	19
#define IRQ_IOP321_DMA0_ERR	20
#define IRQ_IOP321_DMA1_ERR	21
#define IRQ_IOP321_AA_ERR	23
#define IRQ_IOP321_MSG_ERR	24
#define IRQ_IOP321_SSP		25
#define IRQ_IOP321_XINT0	27
#define IRQ_IOP321_XINT1	28
#define IRQ_IOP321_XINT2	29
#define IRQ_IOP321_XINT3	30
#define IRQ_IOP321_HPI		31

#define NR_IRQS			32


/*
 * Interrupts available on the IQ80321 board
 */

/*
 * On board devices
 */
#define	IRQ_IQ80321_I82544	IRQ_IOP321_XINT0
#define IRQ_IQ80321_UART	IRQ_IOP321_XINT1

/*
 * PCI interrupts
 */
#define	IRQ_IQ80321_INTA	IRQ_IOP321_XINT0
#define	IRQ_IQ80321_INTB	IRQ_IOP321_XINT1
#define	IRQ_IQ80321_INTC	IRQ_IOP321_XINT2
#define	IRQ_IQ80321_INTD	IRQ_IOP321_XINT3

/*
 * Interrupts on the IQ31244 board
 */

/*
 * On board devices
 */
#define IRQ_IQ31244_UART	IRQ_IOP321_XINT1
#define	IRQ_IQ31244_I82546	IRQ_IOP321_XINT0
#define IRQ_IQ31244_SATA	IRQ_IOP321_XINT2
#define	IRQ_IQ31244_PCIX_SLOT	IRQ_IOP321_XINT3

/*
 * PCI interrupts
 */
#define	IRQ_IQ31244_INTA	IRQ_IOP321_XINT0
#define	IRQ_IQ31244_INTB	IRQ_IOP321_XINT1
#define	IRQ_IQ31244_INTC	IRQ_IOP321_XINT2
#define	IRQ_IQ31244_INTD	IRQ_IOP321_XINT3

#endif // _IRQ_H_