blob: 25386af184451b025bf2ab0220c06e9d506a9c8f (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
|
/* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */
/*
* cs35l45.h -- CS35L45 ALSA SoC audio driver DT bindings header
*
* Copyright 2022 Cirrus Logic, Inc.
*/
#ifndef DT_CS35L45_H
#define DT_CS35L45_H
/*
* cirrus,asp-sdout-hiz-ctrl
*
* TX_HIZ_UNUSED: TX pin high-impedance during unused slots.
* TX_HIZ_DISABLED: TX pin high-impedance when all channels disabled.
*/
#define CS35L45_ASP_TX_HIZ_UNUSED 0x1
#define CS35L45_ASP_TX_HIZ_DISABLED 0x2
/*
* Optional GPIOX Sub-nodes:
* The cs35l45 node can have up to three "cirrus,gpio-ctrlX" ('X' = [1,2,3])
* sub-nodes for configuring the GPIO pins.
*
* - gpio-dir : GPIO pin direction. Valid only when 'gpio-ctrl'
* is 1.
* 0 = Output
* 1 = Input (Default)
*
* - gpio-lvl : GPIO level. Valid only when 'gpio-ctrl' is 1 and 'gpio-dir' is 0.
*
* 0 = Low (Default)
* 1 = High
*
* - gpio-op-cfg : GPIO output configuration. Valid only when 'gpio-ctrl' is 1
* and 'gpio-dir' is 0.
*
* 0 = CMOS (Default)
* 1 = Open Drain
*
* - gpio-pol : GPIO output polarity select. Valid only when 'gpio-ctrl' is 1
* and 'gpio-dir' is 0.
*
* 0 = Non-inverted, Active High (Default)
* 1 = Inverted, Active Low
*
* - gpio-invert : Defines the polarity of the GPIO pin if configured
* as input.
*
* 0 = Not inverted (Default)
* 1 = Inverted
*
* - gpio-ctrl : Defines the function of the GPIO pin.
*
* GPIO1:
* 0 = High impedance input (Default)
* 1 = Pin acts as a GPIO, direction controlled by 'gpio-dir'
* 2 = Pin acts as MDSYNC, direction controlled by MDSYNC
* 3-7 = Reserved
*
* GPIO2:
* 0 = High impedance input (Default)
* 1 = Pin acts as a GPIO, direction controlled by 'gpio-dir'
* 2 = Pin acts as open drain INT
* 3 = Reserved
* 4 = Pin acts as push-pull output INT. Active low.
* 5 = Pin acts as push-pull output INT. Active high.
* 6,7 = Reserved
*
* GPIO3:
* 0 = High impedance input (Default)
* 1 = Pin acts as a GPIO, direction controlled by 'gpio-dir'
* 2-7 = Reserved
*/
#define CS35L45_NUM_GPIOS 0x3
#endif /* DT_CS35L45_H */
|
