blob: 5b5090fb9c280f1adb336c14582904ffa9f09614 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
|
#ifndef MT9P031_H
#define MT9P031_H
struct v4l2_subdev;
struct mt9p031_platform_data {
int (*set_xclk)(struct v4l2_subdev *subdev, int hz);
int (*reset)(struct v4l2_subdev *subdev, int active);
int ext_freq; /* input frequency to the mt9p031 for PLL dividers */
int target_freq; /* frequency target for the PLL */
};
#endif
|
