diff options
| author | Alex Deucher <alexander.deucher@amd.com> | 2015-01-14 22:15:46 +0100 |
|---|---|---|
| committer | Alex Deucher <alexander.deucher@amd.com> | 2015-01-22 16:38:53 +0100 |
| commit | 64e580447f063fce4f4ed0f21b01bec979a3ed7a (patch) | |
| tree | 85c8ef37e323d8521591404e9cbbec5951aff99e | |
| parent | gpu: drm: radeon: radeon_object: Remove unused function (diff) | |
| download | linux-64e580447f063fce4f4ed0f21b01bec979a3ed7a.tar.xz linux-64e580447f063fce4f4ed0f21b01bec979a3ed7a.zip | |
drm/radeon: comment out some currently unused ci dpm code
Keep it around for reference.
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
| -rw-r--r-- | drivers/gpu/drm/radeon/ci_dpm.c | 4 | ||||
| -rw-r--r-- | drivers/gpu/drm/radeon/ci_smc.c | 2 |
2 files changed, 6 insertions, 0 deletions
diff --git a/drivers/gpu/drm/radeon/ci_dpm.c b/drivers/gpu/drm/radeon/ci_dpm.c index 9d4699b946d7..bcd2f1fe803f 100644 --- a/drivers/gpu/drm/radeon/ci_dpm.c +++ b/drivers/gpu/drm/radeon/ci_dpm.c @@ -1731,10 +1731,12 @@ static int ci_set_overdrive_target_tdp(struct radeon_device *rdev, return 0; } +#if 0 static int ci_set_boot_state(struct radeon_device *rdev) { return ci_enable_sclk_mclk_dpm(rdev, false); } +#endif static u32 ci_get_average_sclk_freq(struct radeon_device *rdev) { @@ -5376,10 +5378,12 @@ int ci_dpm_set_power_state(struct radeon_device *rdev) return 0; } +#if 0 void ci_dpm_reset_asic(struct radeon_device *rdev) { ci_set_boot_state(rdev); } +#endif void ci_dpm_display_configuration_changed(struct radeon_device *rdev) { diff --git a/drivers/gpu/drm/radeon/ci_smc.c b/drivers/gpu/drm/radeon/ci_smc.c index e78bcad7a43e..35c6f648ba04 100644 --- a/drivers/gpu/drm/radeon/ci_smc.c +++ b/drivers/gpu/drm/radeon/ci_smc.c @@ -184,6 +184,7 @@ PPSMC_Result ci_send_msg_to_smc(struct radeon_device *rdev, PPSMC_Msg msg) return (PPSMC_Result)tmp; } +#if 0 PPSMC_Result ci_wait_for_smc_inactive(struct radeon_device *rdev) { u32 tmp; @@ -201,6 +202,7 @@ PPSMC_Result ci_wait_for_smc_inactive(struct radeon_device *rdev) return PPSMC_Result_OK; } +#endif int ci_load_smc_ucode(struct radeon_device *rdev, u32 limit) { |