summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorMaya Erez <merez@codeaurora.org>2019-04-26 17:43:35 +0200
committerKalle Valo <kvalo@codeaurora.org>2019-05-03 07:04:36 +0200
commit7441be71ba7e07791fd4fa2b07c932dff14ff4d9 (patch)
treecec8f642f1a0e239bf5952e9d12ad39b68d5ceb6
parentwil6210: fix overwriting max_assoc_sta module param (diff)
downloadlinux-7441be71ba7e07791fd4fa2b07c932dff14ff4d9.tar.xz
linux-7441be71ba7e07791fd4fa2b07c932dff14ff4d9.zip
wil6210: fix missed MISC mbox interrupt
When MISC interrupt is triggered due to HALP bit, in parallel to mbox events handling by the MISC threaded IRQ, new mbox interrupt can be missed in the following scenario: 1. MISC ICR is read in the IRQ handler 2. Threaded IRQ is completed and all MISC interrupts are unmasked 3. mbox interrupt is set by FW 4. HALP is masked The mbox interrupt in step 3 can be missed due to constant high level of ICM. Masking all MISC IRQs instead of masking only HALP bit in step 4 will guarantee that ICM will drop to 0 and interrupt will be triggered once MISC interrupts will be unmasked. Signed-off-by: Maya Erez <merez@codeaurora.org> Signed-off-by: Kalle Valo <kvalo@codeaurora.org>
-rw-r--r--drivers/net/wireless/ath/wil6210/interrupt.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/drivers/net/wireless/ath/wil6210/interrupt.c b/drivers/net/wireless/ath/wil6210/interrupt.c
index d161dc930313..b00a13d6d530 100644
--- a/drivers/net/wireless/ath/wil6210/interrupt.c
+++ b/drivers/net/wireless/ath/wil6210/interrupt.c
@@ -595,7 +595,7 @@ static irqreturn_t wil6210_irq_misc(int irq, void *cookie)
/* no need to handle HALP ICRs until next vote */
wil->halp.handle_icr = false;
wil_dbg_irq(wil, "irq_misc: HALP IRQ invoked\n");
- wil6210_mask_halp(wil);
+ wil6210_mask_irq_misc(wil, true);
complete(&wil->halp.comp);
}
}