diff options
author | Maxime Ripard <maxime@cerno.tech> | 2019-12-09 10:35:58 +0100 |
---|---|---|
committer | Maxime Ripard <maxime@cerno.tech> | 2019-12-16 18:07:06 +0100 |
commit | c1cc29f2a04552d140c40fbe084f3e75cebccdd9 (patch) | |
tree | 9574f058caa2badc155834cbde9b7de8b59a5c75 /Documentation/devicetree/bindings/clock/sun9i-de.txt | |
parent | dt-bindings: clocks: Convert Allwinner A80 USB clocks to a schema (diff) | |
download | linux-c1cc29f2a04552d140c40fbe084f3e75cebccdd9.tar.xz linux-c1cc29f2a04552d140c40fbe084f3e75cebccdd9.zip |
dt-bindings: clocks: Convert Allwinner A80 DE clocks to a schema
The Allwinner A80 SoC has a display clocks controller that is supported in
Linux, with a matching Device Tree binding.
Now that we have the DT validation in place, let's convert the device tree
bindings for that controller over to a YAML schemas.
Reviewed-by: Stephen Boyd <sboyd@kernel.org>
Signed-off-by: Maxime Ripard <maxime@cerno.tech>
Diffstat (limited to 'Documentation/devicetree/bindings/clock/sun9i-de.txt')
-rw-r--r-- | Documentation/devicetree/bindings/clock/sun9i-de.txt | 28 |
1 files changed, 0 insertions, 28 deletions
diff --git a/Documentation/devicetree/bindings/clock/sun9i-de.txt b/Documentation/devicetree/bindings/clock/sun9i-de.txt deleted file mode 100644 index fb18f327b97a..000000000000 --- a/Documentation/devicetree/bindings/clock/sun9i-de.txt +++ /dev/null @@ -1,28 +0,0 @@ -Allwinner A80 Display Engine Clock Control Binding --------------------------------------------------- - -Required properties : -- compatible: must contain one of the following compatibles: - - "allwinner,sun9i-a80-de-clks" - -- reg: Must contain the registers base address and length -- clocks: phandle to the clocks feeding the display engine subsystem. - Three are needed: - - "mod": the display engine module clock - - "dram": the DRAM bus clock for the system - - "bus": the bus clock for the whole display engine subsystem -- clock-names: Must contain the clock names described just above -- resets: phandle to the reset control for the display engine subsystem. -- #clock-cells : must contain 1 -- #reset-cells : must contain 1 - -Example: -de_clocks: clock@3000000 { - compatible = "allwinner,sun9i-a80-de-clks"; - reg = <0x03000000 0x30>; - clocks = <&ccu CLK_DE>, <&ccu CLK_SDRAM>, <&ccu CLK_BUS_DE>; - clock-names = "mod", "dram", "bus"; - resets = <&ccu RST_BUS_DE>; - #clock-cells = <1>; - #reset-cells = <1>; -}; |