summaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/mmc/rockchip-dw-mshc.txt
diff options
context:
space:
mode:
authorAddy Ke <addy.ke@rock-chips.com>2014-07-31 08:01:38 +0200
committerUlf Hansson <ulf.hansson@linaro.org>2014-09-09 13:58:59 +0200
commitf629ba2c04c949aa62c85b48c0b73b915b98defc (patch)
treea96d3041262eb032c00bb329cf55f78f864301cf /Documentation/devicetree/bindings/mmc/rockchip-dw-mshc.txt
parentmmc: include linux/types.h for bool definition in atmel-mci.h (diff)
downloadlinux-f629ba2c04c949aa62c85b48c0b73b915b98defc.tar.xz
linux-f629ba2c04c949aa62c85b48c0b73b915b98defc.zip
mmc: dw_mmc: add support for RK3288
This patch focuses on clock setting for RK3288 mmc controller. In RK3288 mmc controller, CLKDIV register can only be set 0 or 1, and if DDR 8bit mode, CLKDIV register must be set 1. Signed-off-by: Addy Ke <addy.ke@rock-chips.com> Signed-off-by: Doug Anderson <dianders@chromium.org> Acked-by: Jaehoon Chung <jh80.chung@samsung.com> Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>
Diffstat (limited to 'Documentation/devicetree/bindings/mmc/rockchip-dw-mshc.txt')
-rw-r--r--Documentation/devicetree/bindings/mmc/rockchip-dw-mshc.txt6
1 files changed, 4 insertions, 2 deletions
diff --git a/Documentation/devicetree/bindings/mmc/rockchip-dw-mshc.txt b/Documentation/devicetree/bindings/mmc/rockchip-dw-mshc.txt
index c559f3f36309..c327c2d6f23d 100644
--- a/Documentation/devicetree/bindings/mmc/rockchip-dw-mshc.txt
+++ b/Documentation/devicetree/bindings/mmc/rockchip-dw-mshc.txt
@@ -10,12 +10,14 @@ extensions to the Synopsys Designware Mobile Storage Host Controller.
Required Properties:
* compatible: should be
- - "rockchip,rk2928-dw-mshc": for Rockchip RK2928 and following
+ - "rockchip,rk2928-dw-mshc": for Rockchip RK2928 and following,
+ before RK3288
+ - "rockchip,rk3288-dw-mshc": for Rockchip RK3288
Example:
rkdwmmc0@12200000 {
- compatible = "rockchip,rk2928-dw-mshc";
+ compatible = "rockchip,rk3288-dw-mshc";
reg = <0x12200000 0x1000>;
interrupts = <0 75 0>;
#address-cells = <1>;