summaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/pinctrl/microchip,sparx5-sgpio.yaml
diff options
context:
space:
mode:
authorLars Povlsen <lars.povlsen@microchip.com>2020-12-09 15:27:52 +0100
committerLinus Walleij <linus.walleij@linaro.org>2020-12-11 23:48:53 +0100
commit01a9350bdd49fb161502fc7a7ee03342d3a4d37a (patch)
tree0cd31b32d1c1f51361c6089a199ca6a08759af07 /Documentation/devicetree/bindings/pinctrl/microchip,sparx5-sgpio.yaml
parentpinctrl: pinctrl-microchip-sgpio: Add irq support (for sparx5) (diff)
downloadlinux-01a9350bdd49fb161502fc7a7ee03342d3a4d37a.tar.xz
linux-01a9350bdd49fb161502fc7a7ee03342d3a4d37a.zip
dt-bindings: pinctrl: pinctrl-microchip-sgpio: Add irq support
This describe the new bindings for the added IRQ support in the pinctrl-microchip-sgpio driver. Signed-off-by: Lars Povlsen <lars.povlsen@microchip.com> Reviewed-by: Rob Herring <robh@kernel.org> Link: https://lore.kernel.org/r/20201209142753.683208-3-lars.povlsen@microchip.com Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Diffstat (limited to 'Documentation/devicetree/bindings/pinctrl/microchip,sparx5-sgpio.yaml')
-rw-r--r--Documentation/devicetree/bindings/pinctrl/microchip,sparx5-sgpio.yaml16
1 files changed, 16 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/pinctrl/microchip,sparx5-sgpio.yaml b/Documentation/devicetree/bindings/pinctrl/microchip,sparx5-sgpio.yaml
index 08325bf77a81..df0c83cb1c6e 100644
--- a/Documentation/devicetree/bindings/pinctrl/microchip,sparx5-sgpio.yaml
+++ b/Documentation/devicetree/bindings/pinctrl/microchip,sparx5-sgpio.yaml
@@ -91,6 +91,18 @@ patternProperties:
controlled indirectly by the "ngpios" property: (ngpios/32).
const: 3
+ interrupts:
+ description: Specifies the sgpio IRQ (in parent controller)
+ maxItems: 1
+
+ interrupt-controller: true
+
+ '#interrupt-cells':
+ description:
+ Specifies the pin (port and bit) and flags, as defined in
+ defined in include/dt-bindings/interrupt-controller/irq.h
+ const: 3
+
ngpios:
description: The numbers of GPIO's exposed. This must be a
multiple of 32.
@@ -118,6 +130,7 @@ required:
examples:
- |
+ #include <dt-bindings/interrupt-controller/arm-gic.h>
sgpio2: gpio@1101059c {
#address-cells = <1>;
#size-cells = <0>;
@@ -134,6 +147,9 @@ examples:
gpio-controller;
#gpio-cells = <3>;
ngpios = <96>;
+ interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>;
+ interrupt-controller;
+ #interrupt-cells = <3>;
};
sgpio_out2: gpio@1 {
compatible = "microchip,sparx5-sgpio-bank";