summaryrefslogtreecommitdiffstats
path: root/arch/powerpc/mm/pgtable.c
diff options
context:
space:
mode:
authorLinus Torvalds <torvalds@linux-foundation.org>2024-01-09 01:03:00 +0100
committerLinus Torvalds <torvalds@linux-foundation.org>2024-01-09 01:03:00 +0100
commit3edbe8afb617a736ae0dcc877311bdb112a00123 (patch)
tree7f9abbb39c12245bea8014310a32b4367cb025c4 /arch/powerpc/mm/pgtable.c
parentMerge tag 'x86_cpu_for_v6.8' of git://git.kernel.org/pub/scm/linux/kernel/git... (diff)
parentx86/mce: Handle Intel threshold interrupt storms (diff)
downloadlinux-3edbe8afb617a736ae0dcc877311bdb112a00123.tar.xz
linux-3edbe8afb617a736ae0dcc877311bdb112a00123.zip
Merge tag 'ras_core_for_v6.8' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tip
Pull x86 RAS updates from Borislav Petkov: - Convert the hw error storm handling into a finer-grained, per-bank solution which allows for more timely detection and reporting of errors - Start a documentation section which will hold down relevant RAS features description and how they should be used - Add new AMD error bank types - Slim down and remove error type descriptions from the kernel side of error decoding to rasdaemon which can be used from now on to decode hw errors on AMD - Mark pages containing uncorrectable errors as poison so that kdump can avoid them and thus not cause another panic - The usual cleanups and fixlets * tag 'ras_core_for_v6.8' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tip: x86/mce: Handle Intel threshold interrupt storms x86/mce: Add per-bank CMCI storm mitigation x86/mce: Remove old CMCI storm mitigation code Documentation: Begin a RAS section x86/MCE/AMD: Add new MA_LLC, USR_DP, and USR_CP bank types EDAC/mce_amd: Remove SMCA Extended Error code descriptions x86/mce/amd, EDAC/mce_amd: Move long names to decoder module x86/mce/inject: Clear test status value x86/mce: Remove redundant check from mce_device_create() x86/mce: Mark fatal MCE's page as poison to avoid panic in the kdump kernel
Diffstat (limited to 'arch/powerpc/mm/pgtable.c')
0 files changed, 0 insertions, 0 deletions