summaryrefslogtreecommitdiffstats
path: root/arch/riscv/boot
diff options
context:
space:
mode:
authorInochi Amaoto <inochiama@outlook.com>2024-04-11 02:45:00 +0200
committerInochi Amaoto <inochiama@outlook.com>2024-04-23 10:38:09 +0200
commit1eba0b61be72506549e79dd11a132b5d73aed094 (patch)
tree62a13e2a98a2b45b03a20c8d2d9e04bc2532138a /arch/riscv/boot
parentriscv: dts: sophgo: use real clock for sdhci (diff)
downloadlinux-1eba0b61be72506549e79dd11a132b5d73aed094.tar.xz
linux-1eba0b61be72506549e79dd11a132b5d73aed094.zip
riscv: dts: sophgo: add reserved memory node for CV1800B
The original dts of CV1800B has a weird memory length as it contains reserved memory for coprocessor. Make this area a separate node so it can get the real memory length. Link: https://lore.kernel.org/r/IA1PR20MB49531F274753B04A5547DB59BB052@IA1PR20MB4953.namprd20.prod.outlook.com Signed-off-by: Inochi Amaoto <inochiama@outlook.com> Signed-off-by: Chen Wang <unicorn_wang@outlook.com>
Diffstat (limited to 'arch/riscv/boot')
-rw-r--r--arch/riscv/boot/dts/sophgo/cv1800b-milkv-duo.dts12
-rw-r--r--arch/riscv/boot/dts/sophgo/cv1800b.dtsi5
2 files changed, 14 insertions, 3 deletions
diff --git a/arch/riscv/boot/dts/sophgo/cv1800b-milkv-duo.dts b/arch/riscv/boot/dts/sophgo/cv1800b-milkv-duo.dts
index 94e64ddce8fa..cd013588adc0 100644
--- a/arch/riscv/boot/dts/sophgo/cv1800b-milkv-duo.dts
+++ b/arch/riscv/boot/dts/sophgo/cv1800b-milkv-duo.dts
@@ -23,9 +23,15 @@
stdout-path = "serial0:115200n8";
};
- memory@80000000 {
- device_type = "memory";
- reg = <0x80000000 0x3f40000>;
+ reserved-memory {
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges;
+
+ coprocessor_rtos: region@83f40000 {
+ reg = <0x83f40000 0xc0000>;
+ no-map;
+ };
};
};
diff --git a/arch/riscv/boot/dts/sophgo/cv1800b.dtsi b/arch/riscv/boot/dts/sophgo/cv1800b.dtsi
index baf641829e72..ec9530972ae2 100644
--- a/arch/riscv/boot/dts/sophgo/cv1800b.dtsi
+++ b/arch/riscv/boot/dts/sophgo/cv1800b.dtsi
@@ -7,6 +7,11 @@
/ {
compatible = "sophgo,cv1800b";
+
+ memory@80000000 {
+ device_type = "memory";
+ reg = <0x80000000 0x4000000>;
+ };
};
&plic {