summaryrefslogtreecommitdiffstats
path: root/drivers/fpga
diff options
context:
space:
mode:
authorFerry Toth <ftoth@exalondelft.nl>2021-01-12 23:37:49 +0100
committerVinod Koul <vkoul@kernel.org>2021-01-13 17:31:34 +0100
commit035b73b2b3b2e074a56489a7bf84b6a8012c0e0d (patch)
tree5d7d693c58ac4d4e539079df259463b85becfae5 /drivers/fpga
parentdmaengine: ti: k3-udma: Do not initialize ret in tisci channel config functions (diff)
downloadlinux-035b73b2b3b2e074a56489a7bf84b6a8012c0e0d.tar.xz
linux-035b73b2b3b2e074a56489a7bf84b6a8012c0e0d.zip
dmaengine: hsu: disable spurious interrupt
On Intel Tangier B0 and Anniedale the interrupt line, disregarding to have different numbers, is shared between HSU DMA and UART IPs. Thus on such SoCs we are expecting that IRQ handler is called in UART driver only. hsu_pci_irq was handling the spurious interrupt from HSU DMA by returning immediately. This wastes CPU time and since HSU DMA and HSU UART interrupt occur simultaneously they race to be handled causing delay to the HSU UART interrupt handling. Fix this by disabling the interrupt entirely. Fixes: 4831e0d9054c ("serial: 8250_mid: handle interrupt correctly in DMA case") Signed-off-by: Ferry Toth <ftoth@exalondelft.nl> Reviewed-by: Andy Shevchenko <andy.shevchenko@gmail.com> Link: https://lore.kernel.org/r/20210112223749.97036-1-ftoth@exalondelft.nl Signed-off-by: Vinod Koul <vkoul@kernel.org>
Diffstat (limited to 'drivers/fpga')
0 files changed, 0 insertions, 0 deletions