summaryrefslogtreecommitdiffstats
path: root/drivers/net/dsa/qca8k.h
diff options
context:
space:
mode:
authorChristian Lamparter <chunkeey@gmail.com>2019-06-25 10:41:51 +0200
committerDavid S. Miller <davem@davemloft.net>2019-06-27 20:17:30 +0200
commita653f2f538f9d3e2d1f1445f74a47bfdace85c2e (patch)
tree387aaedc3da7c46d8639f7d5a54d4186e1e7445f /drivers/net/dsa/qca8k.h
parentdt-bindings: net: dsa: qca8k: document reset-gpios property (diff)
downloadlinux-a653f2f538f9d3e2d1f1445f74a47bfdace85c2e.tar.xz
linux-a653f2f538f9d3e2d1f1445f74a47bfdace85c2e.zip
net: dsa: qca8k: introduce reset via gpio feature
The QCA8337(N) has a RESETn signal on Pin B42 that triggers a chip reset if the line is pulled low. The datasheet says that: "The active low duration must be greater than 10 ms". This can hopefully fix some of the issues related to pin strapping in OpenWrt for the EA8500 which suffers from detection issues after a SoC reset. Please note that the qca8k_probe() function does currently require to read the chip's revision register for identification purposes. Signed-off-by: Christian Lamparter <chunkeey@gmail.com> Signed-off-by: David S. Miller <davem@davemloft.net>
Diffstat (limited to 'drivers/net/dsa/qca8k.h')
-rw-r--r--drivers/net/dsa/qca8k.h2
1 files changed, 2 insertions, 0 deletions
diff --git a/drivers/net/dsa/qca8k.h b/drivers/net/dsa/qca8k.h
index 91557433ce2f..42d6ea24eb14 100644
--- a/drivers/net/dsa/qca8k.h
+++ b/drivers/net/dsa/qca8k.h
@@ -10,6 +10,7 @@
#include <linux/delay.h>
#include <linux/regmap.h>
+#include <linux/gpio.h>
#define QCA8K_NUM_PORTS 7
@@ -174,6 +175,7 @@ struct qca8k_priv {
struct mutex reg_mutex;
struct device *dev;
struct dsa_switch_ops ops;
+ struct gpio_desc *reset_gpio;
};
struct qca8k_mib_desc {