diff options
author | Huacai Chen <chenhc@lemote.com> | 2017-03-16 14:00:27 +0100 |
---|---|---|
committer | Ralf Baechle <ralf@linux-mips.org> | 2017-03-21 21:58:50 +0100 |
commit | 0115f6cbf26663c86496bc56eeea293f85b77897 (patch) | |
tree | 3d29261c03de9beac5ba7fa8e07e31a6dc4ec81b /sound/synth | |
parent | MIPS: Check TLB before handle_ri_rdhwr() for Loongson-3 (diff) | |
download | linux-0115f6cbf26663c86496bc56eeea293f85b77897.tar.xz linux-0115f6cbf26663c86496bc56eeea293f85b77897.zip |
MIPS: Flush wrong invalid FTLB entry for huge page
On VTLB+FTLB platforms (such as Loongson-3A R2), FTLB's pagesize is
usually configured the same as PAGE_SIZE. In such a case, Huge page
entry is not suitable to write in FTLB.
Unfortunately, when a huge page is created, its page table entries
haven't created immediately. Then the TLB refill handler will fetch an
invalid page table entry which has no "HUGE" bit, and this entry may be
written to FTLB. Since it is invalid, TLB load/store handler will then
use tlbwi to write the valid entry at the same place. However, the
valid entry is a huge page entry which isn't suitable for FTLB.
Our solution is to modify build_huge_handler_tail. Flush the invalid
old entry (whether it is in FTLB or VTLB, this is in order to reduce
branches) and use tlbwr to write the valid new entry.
Signed-off-by: Rui Wang <wangr@lemote.com>
Signed-off-by: Huacai Chen <chenhc@lemote.com>
Cc: John Crispin <john@phrozen.org>
Cc: Steven J . Hill <Steven.Hill@caviumnetworks.com>
Cc: Fuxin Zhang <zhangfx@lemote.com>
Cc: Zhangjin Wu <wuzhangjin@gmail.com>
Cc: Huacai Chen <chenhc@lemote.com>
Cc: linux-mips@linux-mips.org
Cc: stable@vger.kernel.org
Patchwork: https://patchwork.linux-mips.org/patch/15754/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
Diffstat (limited to 'sound/synth')
0 files changed, 0 insertions, 0 deletions