summaryrefslogtreecommitdiffstats
path: root/arch/arm/mm/proc-feroceon.S (follow)
Commit message (Expand)AuthorAgeFilesLines
* mm: reorder includes after introduction of linux/pgtable.hMike Rapoport2020-06-091-1/+1
* mm: introduce include/linux/pgtable.hMike Rapoport2020-06-091-1/+1
* ARM: 8933/1: replace Sun/Solaris style flag on section directiveNick Desaulniers2019-11-151-1/+1
* treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 156Thomas Gleixner2019-05-301-14/+1
* ARM: 8350/1: proc-feroceon: Fix feroceon_proc_info macroAndrew Lunn2015-05-041-1/+0
* ARM: 8314/1: replace PROCINFO embedded branch with relative offsetArd Biesheuvel2015-03-281-2/+3
* ARM: convert all "mov.* pc, reg" to "bx reg" for ARMv6+Russell King2014-07-181-22/+22
* ARM: 7818/1: feroceon: Add suspend/resume operationEzequiel Garcia2013-08-201-0/+26
* arm: delete __cpuinit/__CPUINIT usage from all ARM usersPaul Gortmaker2013-07-151-2/+0
* ARM: 7542/1: mm: fix cache LoUIS API for xscale and feroceonLorenzo Pieralisi2012-09-281-0/+1
* ARM: mm: implement LoUIS API for cache maintenance opsLorenzo Pieralisi2012-09-251-0/+3
* ARM: 7408/1: cacheflush: return error to userspace when flushing syscall failsWill Deacon2012-05-021-0/+1
* ARM: proc-*.S: place cpu_reset functions into .idmap.text sectionWill Deacon2011-12-061-0/+3
* ARM: mm: proc-feroceon: Use the new processor struct macrosDave Martin2011-07-071-153/+49
* ARM: pm: add generic CPU suspend/resume supportRussell King2011-02-221-0/+3
* ARM: 6466/1: implement flush_icache_all for the rest of the CPUsMika Westerberg2010-10-281-0/+13
* ARM: hotplug cpu: Keep processor information, startup code & __lookup_process...Russell King2010-10-081-1/+1
* ARM: Factor out common code from cpu_proc_fin()Russell King2010-07-271-6/+1
* ARM: dma-mapping: remove dmac_clean_range and dmac_inv_rangeRussell King2010-02-151-8/+4
* ARM: dma-mapping: provide per-cpu type map/unmap functionsRussell King2010-02-151-0/+42
* ARM: add size argument to __cpuc_flush_dcache_pageRussell King2009-12-141-7/+8
* ARM: 5727/1: Pass IFSR register to do_PrefetchAbort()Kirill A. Shutemov2009-10-021-1/+1
* Merge branch 'for-rmk' of git://git.marvell.com/orionRussell King2008-10-091-4/+8
|\
| * [ARM] Kirkwood: add support for L2 cache WB/WT selectionRonen Shitrit2008-09-251-4/+8
* | [ARM] Don't include asm/elf.h in asm codeRussell King2008-10-011-1/+1
* | [ARM] Convert set_pte_ext implementions to macrosRussell King2008-10-011-18/+1
|/
* [ARM] Feroceon: don't disable BPU on bootSaeed Bishara2008-07-081-4/+5
* [ARM] Feroceon: 88fr571-vd supportLennert Buytenhek2008-06-221-0/+30
* [ARM] Feroceon: 88fr131 supportLennert Buytenhek2008-06-221-0/+30
* [ARM] Feroceon: L2 cache supportLennert Buytenhek2008-06-221-0/+20
* [ARM] Feroceon: L1 cache range operation supportStanislav Samsonov2008-06-221-1/+68
* [ARM] Feroceon: allow more old Feroceon IDsKe Wei2008-06-221-2/+2
* [ARM] Feroceon: speed up flushing of the entire cacheNicolas Pitre2008-06-221-11/+48
* [ARM] Feroceon: annotate 88fr531-vd CPU entriesLennert Buytenhek2008-06-221-4/+9
* [ARM] Orion: fix various whitespace and coding style issuesLennert Buytenhek2008-06-221-4/+4
* [ARM] Feroceon: Feroceon-specific WA-cache compatible {copy,clear}_user_page()Lennert Buytenhek2008-04-281-2/+2
* [ARM] Feroceon: fix function alignment in proc-feroceon.SNicolas Pitre2008-04-281-3/+10
* [ARM] feroceon: remove CONFIG_CPU_CACHE_ROUND_ROBIN checkLennert Buytenhek2008-04-281-3/+0
* [ARM] feroceon: remove CONFIG_CPU_DCACHE_WRITETHROUGH checkLennert Buytenhek2008-04-281-40/+0
* [ARM] fix 48d7927bdf071d05cf5d15b816cf06b0937cb84fCatalin Marinas2008-04-241-1/+1
* Add a prefetch abort handlerPaul Brook2008-04-181-0/+1
* [ARM] Feroceon: support old cores with ARM926 IDTzachi Perelstein2008-01-261-0/+27
* [ARM] Marvell Feroceon CPU core supportAssaf Hoffman2008-01-261-0/+479
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-18 21:28:01 +0100